CN210468771U - Protection circuit of permanent magnet driver - Google Patents
Protection circuit of permanent magnet driver Download PDFInfo
- Publication number
- CN210468771U CN210468771U CN201921359833.1U CN201921359833U CN210468771U CN 210468771 U CN210468771 U CN 210468771U CN 201921359833 U CN201921359833 U CN 201921359833U CN 210468771 U CN210468771 U CN 210468771U
- Authority
- CN
- China
- Prior art keywords
- triode
- nand gate
- pin
- logic nand
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The utility model discloses a permanent magnet driver's protection circuit, including first logic NAND gate, second logic NAND gate, comparator, first triode, second triode, third triode, fourth triode, first resistance and first solenoid. The utility model discloses an operating current of whole permanent magnetism operating circuit is detected to first resistance, when the electric current surpassed the default, voltage on 2 feet of comparator can surpass the threshold value of comparator, and then make 1 foot output low level of comparator give 2 feet of first logic NAND gate or 2 feet of second logic NAND gate, at this moment, 3 feet output low level of first logic NAND gate or 4 feet output low level of second logic NAND gate, final control turns off closing gate IGBT's first triode and fourth triode, perhaps control turns off separating gate IGBT's second triode and third triode, the probability of burning out of IGBT has been reduced, the reliability is improved, but wide application in circuit design technical field.
Description
Technical Field
The utility model belongs to the technical field of circuit design technique and specifically relates to a protection circuit of permanent magnet driver.
Background
Interpretation of terms:
IGBT: referred to as an insulated gate bipolar transistor, english name: an Insulated Gate Bipolar Transistor is a composite fully-controlled voltage-driven power semiconductor device consisting of BJT and MOS, and has the advantages of both high input impedance of MOSFET and low on-state voltage drop of GTR.
The permanent magnet driver is matched with a permanent magnet type high-voltage switch for use, and has the main advantages that: the mechanism parts are less than high-voltage switches such as springs, electromagnetism and the like, the time for cutting off fault current is short, and the maintainability and the reliability are greatly improved, so that the high-voltage switch is widely applied to 10kV overhead lines.
The current required by the permanent magnet driver for controlling the opening and closing of the high-voltage permanent magnet switch is very large, generally 60A-100A, so that the current mainstream permanent magnet driver is basically controlled in an IGBT mode, the single-coil permanent magnet high-voltage switch adopts 4 IGBTs to form a full-bridge circuit, and the forward rotation and the reverse rotation of the permanent magnet mechanism are realized by electrifying the permanent magnet coil in the forward direction or the reverse direction, so that the purposes of opening and closing the permanent magnet switch are achieved.
The problems of the currently mainstream permanent magnet driver are as follows: (1) the current as high as about 100A when the switch is switched on or off has great impact on the charging power supply, and the reliability of the reclosing operation is influenced; (2) the IGBT is essentially a field effect transistor, the on and off are controlled by grid voltage, the IGBT can be switched on as long as the grid reaches a certain voltage, when the field environment is suddenly severe, 4 IGBTs are simultaneously triggered by mistake, short circuit can be caused, and the IGBT can be burnt out if measures are not taken in time; (3) under the condition that the software control cannot accurately acquire the permanent magnet switching-on and switching-off states, when the switching-on is not finished, the switching-off signal is triggered, so that the short circuit of the IGBT is caused, and the burning risk of the IGBT is caused.
The permanent magnet driver in the market at present basically has no state feedback, and in the actual use process, the IBGT burning situation occasionally occurs due to various reasons, so that the reliability of the 10KV line is influenced.
SUMMERY OF THE UTILITY MODEL
In view of this, the embodiment of the present invention provides a protection circuit of a permanent magnet driver with high reliability.
The embodiment of the utility model provides a protection circuit of permanent magnet driver, including first logic NAND gate, second logic NAND gate, comparator, first triode, second triode, third triode, fourth triode, first resistance and first solenoid, CPU's combined floodgate signal is connected to 1 foot of first logic NAND gate, 1 foot of comparator is connected to 2 feet of first logic NAND gate, the base of fourth triode is connected to 3 feet of first logic NAND gate, first triode, first solenoid, fourth triode and first resistance are connected gradually to 4 feet of first logic NAND gate, CPU's separating brake signal is connected to 1 foot of second logic NAND gate, 1 foot of comparator is connected to 2 feet of second logic NAND gate, the base of third triode is connected to 4 feet of second logic NAND gate, 3 feet of second logic NAND gate connect gradually the second triode, The first electromagnetic coil, the third triode and the first resistor.
Further, still include first diode, second resistance, opto-coupler and third resistance, first power input end is connected to the positive pole of first diode, the negative pole of first diode is connected to the one end of second resistance, opto-coupler one end is connected to the other end of second resistance, first solenoid's one end is connected to the other end of opto-coupler, third resistance and first resistance are connected gradually to first solenoid's the other end.
The power supply further comprises a second diode, wherein the anode of the second diode is connected with the first power supply input end, and the cathode of the second diode is connected with a second triode.
And furthermore, the device also comprises a fourth resistor, one end of the fourth resistor is connected with the second power supply input end, and the other end of the fourth resistor is connected with the optocoupler.
Above-mentioned the embodiment of the utility model provides an in technical scheme have following advantage: the utility model discloses an operating current of whole permanent magnetism operating circuit is detected to first resistance, when the electric current surpassed the default, voltage on 2 feet of comparator can surpass the threshold value of comparator, and then make 1 foot output low level of comparator give 2 feet of first logic NAND gate or 2 feet of second logic NAND gate, at this moment, 3 feet output low levels of first logic NAND gate or 4 feet output low levels of second logic NAND gate, final control turns off closing IGBT's first triode and fourth triode, perhaps control turns off separating brake IGBT's second triode and third triode, the probability of burning out of IGBT has been reduced, the reliability is improved.
Drawings
Fig. 1 is a schematic circuit diagram of a protection circuit of a permanent magnet driver according to the present invention;
fig. 2 is a schematic circuit diagram of an embodiment of the present invention.
Detailed Description
Referring to fig. 1, an embodiment of the present invention provides a protection circuit for a permanent magnet driver, including a first logic nand gate U2, a second logic nand gate U3, a comparator U4, a first transistor Q1, a second transistor Q2, a third transistor Q3, a fourth transistor Q4, a first resistor R1, and a first electromagnetic coil LL1, where a pin 1 of the first logic nand gate U2 is connected to a closing signal of a CPU, a pin 2 of the first logic nand gate U2 is connected to a pin 1 of the comparator U4, a pin 3 of the first logic nand gate U2 is connected to a base of a fourth transistor Q4, a pin 4 of the first logic nand gate U2 is connected to a pin 1 of the first transistor Q1, a pin 1 of the fourth transistor Q4 and a pin R1, a pin 1 of the second logic nand gate U3 is connected to a separating signal of the CPU, a pin 2 of the second logic nand gate U3 is connected to a pin 1 of the comparator U56, and a pin 828653 of the third logic nand gate U8653 is connected to a pin Q3, and the pin 3 of the second logic NAND gate U3 is sequentially connected with a second triode Q2, a first electromagnetic coil LL1, a third triode Q3 and a first resistor R1.
Referring to fig. 1, as a further preferred embodiment, the electromagnetic induction type electromagnetic coil further includes a first diode D1, a second resistor R2, an optical coupler U1 and a third resistor R3, an anode of the first diode D1 is connected to a first power input end, one end of the second resistor R2 is connected to a cathode of the first diode D1, the other end of the second resistor R2 is connected to one end of the optical coupler U1, the other end of the optical coupler U1 is connected to one end of the first electromagnetic coil, and the other end of the first electromagnetic coil is sequentially connected to the third resistor R3 and the first resistor.
Referring to fig. 1, further as a preferred embodiment, the power supply further includes a second diode D2, an anode of the second diode D2 is connected to the first power input terminal, and a cathode of the second diode D2 is connected to the second triode.
Referring to fig. 1, further as a preferred embodiment, the optical fiber coupler further includes a fourth resistor R4, one end of the fourth resistor R4 is connected to the second power input end, and the other end of the fourth resistor R4 is connected to the optical coupler.
The specific working principle of the protection circuit of the present invention is described in detail below:
as shown in fig. 1, U2 corresponding to position ② is a logic nand gate chip, where pin 1 of U2 is externally connected to a closing signal of the CPU, pin 1 of U4 is externally connected to pin 2 (overcurrent feedback signal), and as long as one pin of pin 1 and pin 2 is low level, pin 3 and pin 4 corresponding to U2 both output low level, and corresponding closing IGBTs Q1 and Q4 are not turned on.
The U3 corresponding to the position ③ is a logic nand gate chip, wherein a pin 1 of the U3 is externally connected with a switching-off signal of the CPU, a pin 1 (overcurrent feedback signal) of the U4 is externally connected with a pin 2, and as long as one pin of the pin 1 and the pin 2 is a low level, the pin 3 and the pin 4 corresponding to the U3 both output a low level, and the corresponding switching-off IGBTs Q2 and Q3 are not conductive.
④, U4 is a comparator chip, in which U4 has pin 1 externally connected to input pin 2 of U2 and U3, and pin 2 is externally connected to overcurrent feedback pin of R1, when permanent magnet operation does not occur or current is within the preset normal value, pin 2 of U4 is lower than the voltage specified by the comparator, pin 1 of U4 outputs high level, when permanent magnet operation current exceeds the preset normal value, pin 2 of U4 is higher than the voltage specified by the comparator, and pin 1 of U4 outputs low level.
The utility model discloses a permanent magnet controller combined floodgate process does: when the 2 pin of the U2 is high level, the MCU _ HZ signal on the 1 pin is high, the operating voltage 220 VDC-Q1-LL 1-Q4-R1 forms a closing loop, and the permanent magnet mechanism is closed.
The utility model discloses a permanent magnet controller separating brake process does: when the 2 pin of the U3 is high level, the MCU _ FZ signal on the 1 pin is set high, the operating voltage is 220 VDC-Q2-LL 1-Q3-R1 to form a brake-separating loop, and the permanent magnet mechanism is switched off.
Specifically, referring to the drawings of the embodiment of fig. 2, in fig. 1, R2 and R3 corresponding to ⑥ are 2 100k Ω/1W resistors, U1 corresponding to ⑦ is 1 common optocoupler, LL1 is an electromagnetic coil, and the whole circuit loop is that an operation power supply 220 VDC-D1-R2-U1-LL 1-R3-R1 forms a pre-detection operation loop, and the self-detection of the whole permanent magnet control loop is completed before the operation to judge whether the loop is disconnected, if the CPU detects that a signal of a secondary side MCU _ YX1 corresponding to U1 common optocoupler at ⑦ is low level, it can be judged that the whole permanent magnet control loop is not disconnected, and if the signal of MCU _ YX1 is high level, it can be judged that the whole permanent magnet control loop is disconnected, the CPU ports MCU _ HZ and MCU _ FZ are set at low levels, and the permanent magnet mechanism is prohibited to be switched on and switched on.
In addition, D1 and D2 corresponding to ① are 2 6A/1200V diodes which respectively provide charging power supplies for opening and closing, improve the reliability of reclosing operation, and simultaneously isolate and remove the impact of coil transient discharge high-voltage pulses on the power supplies by utilizing the reverse characteristics of the diodes so as to protect the charging power supplies;
r1 corresponding to ⑤ is 1 15m Ω resistor, which is mainly used for detecting the operating current of the whole permanent magnet operating loop, when the current exceeds the preset value, the voltage on the pin 2 corresponding to U4 will exceed the threshold value of the comparator, U4 will output a low level to the pin 2 corresponding to U2 and U3, at this time, pin 3 and pin 4 of U2 and U3 output low levels, turn off the closing IGBTs Q1 and Q4, turn off the opening IGBTs Q2 and Q3, provide μ S-level rapid overcurrent protection, greatly reduce the IGBT burnout probability;
in fig. 2, two 100k Ω/1W resistors R2 and R3 are connected in series with the optocoupler U1 and the electromagnetic coil, so as to implement the function of detecting the disconnection of the operating circuit in advance, and provide a disconnection alarm and an operation locking signal.
In fig. 2, two 6A/1200V diodes D1 and D2 are used for shunting charging of a charging power supply, and energy is stored in opening and closing respectively, so that reliability of reclosing operation is improved; and meanwhile, the impact of the transient discharge high-voltage pulse of the coil on the power supply is isolated and removed, so that the charging power supply is protected.
In fig. 2, 1 resistor indicated by R1 and 15m Ω detects the operating current and provides μ S-level fast overcurrent protection, which reduces the IGBT burnout probability in a large proportion.
To sum up, the utility model relates to a protection circuit of permanent magnet driver has following advantage:
1. and the state feedback is added, so that closed-loop PID control is formed, and the burning-out condition of the IGBT in the permanent magnet driver is greatly reduced.
2. By pre-detecting the operation, false triggering of an error signal is avoided.
3. Through measures such as charging shunting and transient high voltage absorption, the reliability of reclosing operation is improved, and a charging power supply is protected.
While the preferred embodiments of the present invention have been described, the present invention is not limited to the above embodiments, and those skilled in the art can make various equivalent modifications or substitutions without departing from the spirit of the present invention, and such equivalent modifications or substitutions are intended to be included within the scope of the present invention as defined by the appended claims.
Claims (4)
1. A protection circuit of a permanent magnet driver, characterized in that: the high-voltage power supply comprises a first logic NAND gate, a second logic NAND gate, a comparator, a first triode, a second triode, a third triode, a fourth triode, a first resistor and a first electromagnetic coil, wherein a pin 1 of the first logic NAND gate is connected with a switching-on signal of a CPU, a pin 2 of the first logic NAND gate is connected with a pin 1 of the comparator, a pin 3 of the first logic NAND gate is connected with a base electrode of the fourth triode, a pin 4 of the first logic NAND gate is sequentially connected with the first triode, the first electromagnetic coil, the fourth triode and the first resistor, a pin 1 of the second logic NAND gate is connected with a switching-off signal of the CPU, a pin 2 of the second logic NAND gate is connected with a pin 1 of the comparator, a pin 4 of the second logic NAND gate is connected with a base electrode of the third triode, and a pin 3 of the second logic NAND gate is sequentially connected with the second triode, the first electromagnetic coil, the, A third triode and a first resistor.
2. The protection circuit of claim 1, wherein: still include first diode, second resistance, opto-coupler and third resistance, first power input end is connected to the positive pole of first diode, the negative pole of first diode is connected to the one end of second resistance, opto-coupler one end is connected to the other end of second resistance, first solenoid's one end is connected to the other end of opto-coupler, third resistance and first resistance are connected gradually to first solenoid's the other end.
3. The protection circuit of claim 2, wherein: the power supply further comprises a second diode, wherein the anode of the second diode is connected with the first power supply input end, and the cathode of the second diode is connected with a second triode.
4. The protection circuit of claim 3, wherein: the photoelectric conversion circuit further comprises a fourth resistor, one end of the fourth resistor is connected with the second power supply input end, and the other end of the fourth resistor is connected with the optocoupler.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921359833.1U CN210468771U (en) | 2019-08-20 | 2019-08-20 | Protection circuit of permanent magnet driver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921359833.1U CN210468771U (en) | 2019-08-20 | 2019-08-20 | Protection circuit of permanent magnet driver |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210468771U true CN210468771U (en) | 2020-05-05 |
Family
ID=70452844
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201921359833.1U Active CN210468771U (en) | 2019-08-20 | 2019-08-20 | Protection circuit of permanent magnet driver |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210468771U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110601147A (en) * | 2019-08-20 | 2019-12-20 | 珠海银河智能电网有限公司 | Permanent magnet driver with state protection and implementation method thereof |
-
2019
- 2019-08-20 CN CN201921359833.1U patent/CN210468771U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110601147A (en) * | 2019-08-20 | 2019-12-20 | 珠海银河智能电网有限公司 | Permanent magnet driver with state protection and implementation method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106026621B (en) | A kind of band avoids the IGBT drive circuit and detection method of short-circuit protection blind area | |
| CN103346763B (en) | A kind of igbt Drive Protecting Circuit | |
| CN205829455U (en) | The IGBT drive circuit of short-circuit protection blind area avoided by a kind of band | |
| CN107394753B (en) | A kind of soft switching protection circuit and method for power device | |
| CN110365196A (en) | Three level integral type SiC-Mosfet drive systems and drive control method | |
| CN205787014U (en) | A kind of D.C. contactor main contacts testing circuit | |
| CN108718193A (en) | A kind of Drive Protecting Circuit and its control method of power semiconductor | |
| CN210468771U (en) | Protection circuit of permanent magnet driver | |
| CN105207652A (en) | Safety protection circuit of contactless electronic relay | |
| CN110572011B (en) | IGBT drive circuit soft switching device with short-circuit protection | |
| CN110601147B (en) | Permanent magnet driver with state protection and implementation method thereof | |
| CN109449878A (en) | Low-voltage direct intelligent switch control system | |
| CN111736054B (en) | Test circuit for IGBT drive desaturation protection function and simulation test method thereof | |
| CN105932344B (en) | One kind can cascade power battery pack security protection module | |
| JP2018125270A (en) | DC power system safety switchgear | |
| CN105790565A (en) | Intelligent power module and air conditioner | |
| JP2021034124A (en) | DC current switchgear | |
| CN201689800U (en) | Contact bridge sampling and arc extinguishing control device | |
| CN216774737U (en) | Semiconductor device short-circuit protection circuit | |
| CN208316685U (en) | A kind of solid-state power amplifier protection system | |
| CN106253253B (en) | Direct current current-limiting circuit, direct current current-limiting device and DC transmission system | |
| CN220754679U (en) | Excitation system de-excitation loop of generator set | |
| CN211507519U (en) | Relay contact state detection circuit, vehicle and high-voltage power distribution system | |
| CN208906978U (en) | Band-type brake absorbing circuit and elevator control system | |
| CN220234179U (en) | Overcurrent protection circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |