CN110457158A - House dog implementation method, device, equipment and storage medium based on finite state machine - Google Patents

House dog implementation method, device, equipment and storage medium based on finite state machine Download PDF

Info

Publication number
CN110457158A
CN110457158A CN201910759076.5A CN201910759076A CN110457158A CN 110457158 A CN110457158 A CN 110457158A CN 201910759076 A CN201910759076 A CN 201910759076A CN 110457158 A CN110457158 A CN 110457158A
Authority
CN
China
Prior art keywords
state
signal
state machine
finite
finite state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910759076.5A
Other languages
Chinese (zh)
Inventor
涂友冬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Zhiwei Intelligent Software Development Co Ltd
Original Assignee
Shenzhen Zhiwei Intelligent Software Development Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Zhiwei Intelligent Software Development Co Ltd filed Critical Shenzhen Zhiwei Intelligent Software Development Co Ltd
Priority to CN201910759076.5A priority Critical patent/CN110457158A/en
Publication of CN110457158A publication Critical patent/CN110457158A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy
    • G06F11/0754Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0793Remedial or corrective actions

Abstract

The invention discloses a kind of house dog implementation method, device, equipment and storage medium based on finite state machine.The present invention is by being divided into first state, the second state, the third state and the 4th state for system according to the finite state machine;In control Board Power up success, the finite state machine is transformed into the second state from first state;When detecting that the first signal and starting time are more than or equal to the first preset time, the finite state machine is transformed into the third state from the second state;If the starting time, which is more than or equal to the second preset time, does not detect first signal also, the finite state machine is transformed into the 4th state from the second state and issues second signal;When receiving the second signal, the finite state machine is transformed into first state from the 4th state.The present invention is capable of the feeding-dog signal of real-time detection processor submitting, realizes system auto-reset function, improves level of integrated system and reliability, reduces hardware cost.

Description

House dog implementation method, device, equipment and storage medium based on finite state machine
Technical field
The present invention relates to embedded computer system field more particularly to a kind of house dog realizations based on finite state machine Method, apparatus, equipment and storage medium.
Background technique
Embedded computer system works in complex environment, and there may be external disturbances, and program to be caused to hang dead or run winged The case where, so the house dog of monitoring programme operating status is the necessary functions of system.
Watchdog function usually has following several implementations: 1) using outer watchdog chip.Dog letter is fed due to CPU Number be usually can just be exported in the final stage that system starts, so watchdog reset function should be shielded in system starting process Energy.However so, if hanging extremely in CPU start-up course, system can not automatically reset.2) using inside embeded processor Integrated Watch Dog Timer.Defect in this way is stablized not as good as independent watchdog chip, if program exception operates Watchdog function is closed, then program hangs extremely to cannot achieve and automatically reset.3) it is constructed using controller by hardware description language Watchdog function circuit.The present invention is based on the third implementation, realizes start-up course in conjunction with the use of finite state machine Middle program hangs dead reset function.
Summary of the invention
The embodiment of the invention provides house dog implementation method, device, equipment and storage medium based on finite state machine, It automatically resets to dead cannot achieve of extension during solving the problems, such as computer system starting in the prior art.
In a first aspect, the embodiment of the invention provides a kind of house dog implementation method based on finite state machine, the side Method includes:
System is divided into first state, the second state, the third state and the 4th state according to the finite state machine;
On the system when electricity success, the finite state machine is transformed into the second state from first state;
When detecting that the first signal and starting time are more than or equal to the first preset time, by the finite state machine from the Two-state is transformed into the third state;
If the starting time, which is more than or equal to the second preset time, does not detect first signal also, by the finite state machine The 4th state is transformed into from the second state and issues second signal;
When receiving the second signal, the finite state machine is transformed into first state from the 4th state.
Preferably, the method also includes:
If detecting first abnormal signal in the third state, the finite state machine is turned from the third state Change to the 4th state;
If the abnormity of power supply of the control veneer is detected in the third state, by the finite state machine from third State is transformed into first state.
Preferably, the first state is initial state, and second state is starting state, and the third state is operation State, the 4th state are power down state.
Preferably, first signal is feeding-dog signal, and the second signal is power-off signal.
Preferably, first signal is square-wave signal under normal circumstances, by the height for detecting first signal Whether low level width is normal to judge first signal.
Preferably, the finite state machine includes combinational logic and sequential logic, and system mode is realized in combinational logic Judgement and output, in sequential logic realize current system conditions and next system mode switching.
Preferably, described if the starting time is more than or equal to the second preset time and does not detect first signal also Finite state machine is transformed into power down state and issues second signal
The output time of the second signal is 2S.
Second aspect, the embodiment of the invention provides a kind of house dog realization device based on finite state machine, the dress It sets and includes:
Division module, for system to be divided into first state, the second state, the third state and the according to finite state machine Four states;
First conversion module is used in control Board Power up success, by the finite state machine by first state It is transformed into the second state;
Second conversion module, for inciting somebody to action when detecting that the first signal and starting time are more than or equal to the first preset time The finite state machine is transformed into the third state from the second state;
Third conversion module, if not detecting first signal also more than or equal to the second preset time for starting the time When, so that the finite state machine is transformed into the 4th state from the second state and issues second signal;
4th conversion module, for when receiving the second signal, the finite state machine to be turned from the 4th state Change to first state.
The third aspect, the embodiment of the invention provides a kind of, and the house dog based on finite state machine realizes equipment, comprising: extremely A few processor, at least one processor and computer program instructions stored in memory, when computer program refers to Enable the method such as first aspect in above embodiment of realizing when being executed by processor.
Fourth aspect, the embodiment of the invention provides a kind of storage mediums, are stored thereon with computer program instructions, work as meter The method such as first aspect in above embodiment is realized when calculation machine program instruction is executed by processor.
In conclusion the house dog implementation method provided in an embodiment of the present invention based on finite state machine, device, equipment and Storage medium.The present invention by according to the finite state machine by system be divided into first state, the second state, the third state and 4th state;In control Board Power up success, the finite state machine is transformed into the second state from first state;When When detecting the first signal and starting the time more than or equal to the first preset time, the finite state machine is converted from the second state To the third state;If the starting time, which is more than or equal to the second preset time, does not detect first signal also, by the limited shape State machine is transformed into the 4th state from the second state and issues second signal;It, will be described limited when receiving the second signal State machine is transformed into first state from the 4th state.By the above-mentioned setting to the finite state machine, can start in system When stage extension is dead or the operation phase hangs dead, the auto-reset function of system is realized by power-on and power-off again.The present invention can The feeding-dog signal that real-time detection processor is sent out, realizes automatically reseting for system.It is also possible to improve the system integration Degree and reliability reduce hardware cost.
Detailed description of the invention
In order to illustrate the technical solution of the embodiments of the present invention more clearly, will make below to required in the embodiment of the present invention Attached drawing is briefly described, for those of ordinary skill in the art, without creative efforts, also Other drawings may be obtained according to these drawings without any creative labor.
Fig. 1 is the flow chart of house dog implementation method of the preferred embodiment of the present invention based on finite state machine.
Fig. 2 is the flow chart of another house dog implementation method of the preferred embodiment based on finite state machine of the present invention.
Fig. 3 is the structural schematic diagram of the house dog realization device based on finite state machine of the embodiment of the present invention.
Fig. 4 is that the house dog based on finite state machine of the embodiment of the present invention realizes the structural schematic diagram of equipment.
Specific embodiment
The feature and exemplary embodiment of various aspects of the invention is described more fully below, in order to make mesh of the invention , technical solution and advantage be more clearly understood, with reference to the accompanying drawings and embodiments, the present invention is further retouched in detail It states.It should be understood that specific embodiment described herein is only configured to explain the present invention, it is not configured as limiting the present invention. To those skilled in the art, the present invention can be real in the case where not needing some details in these details It applies.Below the description of embodiment is used for the purpose of better understanding the present invention to provide by showing example of the invention.
It should be noted that, in this document, relational terms such as first and second and the like are used merely to a reality Body or operation are distinguished with another entity or operation, are deposited without necessarily requiring or implying between these entities or operation In any actual relationship or order or sequence.Moreover, the terms "include", "comprise" or its any other variant are intended to Non-exclusive inclusion, so that the process, method, article or equipment including a series of elements is not only wanted including those Element, but also including other elements that are not explicitly listed, or further include for this process, method, article or equipment Intrinsic element.In the absence of more restrictions, the element limited by sentence " including ... ", it is not excluded that including There is also other identical elements in the process, method, article or equipment of the element.
Referring to Figure 1 and Fig. 2, the house dog implementation method based on finite state machine that the embodiment of the invention provides a kind of. The present invention is by being divided into first state, the second state, the third state and the 4th state for system according to the finite state machine; In control Board Power up success, the finite state machine is transformed into the second state from first state;When detecting One signal and starting the time be more than or equal to the first preset time when, the finite state machine is transformed into third shape from the second state State;If the starting time is more than or equal to the second preset time and does not detect first signal also, by the finite state machine from the Two-state is transformed into the 4th state and issues second signal;When receiving the second signal, by the finite state machine from 4th state is transformed into first state.By the above-mentioned setting to the finite state machine, can be hung in system start-up phase dead Or the operation phase hang it is dead when, the auto-reset function of system is realized by power-on and power-off again.The present invention being capable of real-time detection The feeding-dog signal that processor is sent out, realizes automatically reseting for system.It is also possible to improve level of integrated system and reliable Property, reduce hardware cost.
Described method includes following steps:
S1, system is divided into first state, the second state, the third state and the 4th shape according to the finite state machine State;
Preferably, the first state is initial state, and second state is starting state, and the third state is operation State, the 4th state are power down state.
S2, on the system electricity success when, the finite state machine is transformed into the second state from first state;
Specifically, in the present embodiment, CPLD is the Electromechanical Management module individually powered, for obtaining the work of the system Make state.After the afterbody power supply 1.0V of the control veneer of the system is powered on successfully, the finite state machine is by initial State is converted into starting state.
S3, when detect the first signal and starting the time be more than or equal to the first preset time when, by the finite state machine The third state is transformed into from the second state;
Preferably, first signal is feeding-dog signal, and the second signal is power-off signal.
Specifically, setting starting state time counter timing since the starting time of system.When the Electromechanical Management mould When block detects that the count value of the feeding-dog signal of processor output and the starting state time counter reaches the first preset time, The finite state machine is transformed into run mode from starting state.It is understood that in the present embodiment, first preset time For 45S, in another preferred embodiment, first preset time can be according to system loads time self-setting, herein It is not especially limited.
If S4, starting time are more than or equal to the second preset time and do not detect first signal also, by the limited shape State machine is transformed into the 4th state from the second state and issues second signal;
S5, when receiving the second signal, the finite state machine is transformed into first state from the 4th state;
Preferably, when the count value of the starting state time counter, which reaches 60S, does not also detect the feeding-dog signal, Then the finite state machine is transformed into power down state from starting state.Power down state time counter is set to the finite state machine simultaneously Power down time carry out timing, the power-off signal control system power down of at this moment Electromechanical Management module output 2S.After the 2S time The finite state machine is transformed into initial state by power down state.It is understood that in the present embodiment, second preset time For 60S, in another preferred embodiment, second preset time can be according to system loads time self-setting, herein It is not especially limited.
Preferably, the method also includes:
If detecting first abnormal signal in the third state, the finite state machine is turned from the third state Change to the 4th state;
Specifically, if detecting feeding-dog signal exception in run mode, the finite state machine is transformed into from run mode Power down state.
If the abnormity of power supply of the control veneer is detected in the third state, by the finite state machine from third State is transformed into first state.
Specifically, if the abnormity of power supply of the control veneer is detected in run mode, by the finite state machine from fortune Row state is transformed into initial state.
Preferably, first signal is square-wave signal under normal circumstances, by the height for detecting first signal Whether low level width is normal to judge first signal.
Specifically, the feeding-dog signal of the output of processor under normal circumstances is set as the square-wave signal of 1HZ, width 500ms. The width of the feeding-dog signal low and high level is judged by 1HZ master clock to judge whether feeding-dog signal is normal.The high electricity of setting Flat width register counter_width_H and low level width register counter_width_L.When the feeding-dog signal is When low level, the high level width register counter_width_H is reset.When the feeding-dog signal is high level, Then the high level width register counter_width_H adds 1.When the feeding-dog signal is high level, by the low electricity Flat width register counter_width_L is reset.When the feeding-dog signal is low level, the low level width is deposited Device counter_width_L adds 1.When the width of counter_width_L and counter_width_H is not 500ms, then will The feeding-dog signal is determined as exception.It is understood that in the present embodiment, the width of the square-wave signal is set by programming It sets, is not specifically limited herein.
Preferably, the finite state machine includes combinational logic and sequential logic, and system mode is realized in combinational logic Judgement and output, in sequential logic realize current system conditions and next system mode switching.
Preferably, described if the starting time is more than or equal to the second preset time and does not detect first signal also Finite state machine is transformed into power down state and issues second signal
The output time of the second signal is 2S.
Referring to Fig. 3, bright embodiment provides a kind of house dog realization device based on finite state machine, described device packet It includes:
Division module 1 is used to that system to be divided into first state, the second state, the third state and the according to finite state machine Four states;
First conversion module 2 is used in control Board Power up success, by the finite state machine by first state It is transformed into the second state;
Second conversion module 3, for inciting somebody to action when detecting that the first signal and starting time are more than or equal to the first preset time The finite state machine is transformed into the third state from the second state;
Third conversion module 4, if not detecting first letter also more than or equal to the second preset time for starting the time Number when, so that the finite state machine is transformed into the 4th state from the second state and issue second signal;
4th conversion module 5, for when receiving the second signal, the finite state machine to be turned from the 4th state Change to first state.
In addition, the house dog implementation method based on finite state machine in conjunction with Fig. 1 embodiment of the present invention described can be by Equipment is realized based on the house dog of finite state machine to realize.Fig. 4 shows provided in an embodiment of the present invention based on finite state The house dog of machine realizes the hardware structural diagram of equipment.
House dog based on finite state machine realizes that equipment may include processor 401 and be stored with computer program and refer to The memory 402 of order.
Specifically, above-mentioned processor 401 may include central processing unit (CPU) or specific integrated circuit (Application Specific Integrated Circuit, ASIC), or may be configured to implement implementation of the present invention One or more integrated circuits of example.
Memory 402 may include the mass storage for data or instruction.For example it rather than limits, memory 402 may include hard disk drive (Hard Disk Drive, HDD), floppy disk drive, flash memory, CD, magneto-optic disk, tape or logical With the combination of universal serial bus (Universal Serial Bus, USB) driver or two or more the above.It is closing In the case where suitable, memory 402 may include the medium of removable or non-removable (or fixed).In a suitable case, it stores Device 402 can be inside or outside data processing equipment.In a particular embodiment, memory 402 is nonvolatile solid state storage Device.In a particular embodiment, memory 402 includes read-only memory (ROM).In a suitable case, which can be mask ROM, programming ROM (PROM), erasable PROM (EPROM), the electric erasable PROM (EEPROM), electrically-alterable ROM of programming (EAROM) or the combination of flash memory or two or more the above.
Processor 401 is by reading and executing the computer program instructions stored in memory 402, to realize above-mentioned implementation Any one house dog implementation method based on finite state machine in example.
In one example, the house dog based on finite state machine realizes that equipment may also include communication interface 403 and bus 410.Wherein, as shown in figure 4, processor 401, memory 402, communication interface 403 are connected by bus 410 and completed each other Communication.
Communication interface 403 is mainly used for realizing in the embodiment of the present invention between each module, device, unit and/or equipment Communication.
Bus 410 includes hardware, software or both, and the house dog based on finite state machine is realized the component of equipment each other It is coupled together.For example it rather than limits, bus may include accelerated graphics port (AGP) or other graphics bus, enhancing work It is industry standard architecture (EISA) bus, front side bus (FSB), super transmission (HT) interconnection, Industry Standard Architecture (ISA) bus, unlimited Bandwidth interconnection, low pin count (LPC) bus, memory bus, micro- channel architecture (MCA) bus, peripheral component interconnection (PCI) are total Line, PCI-Express (PCI-X) bus, Serial Advanced Technology Attachment (SATA) bus, Video Electronics Standards Association part (VLB) combination of bus or other suitable buses or two or more the above.In a suitable case, bus 410 may include one or more buses.Although specific bus has been described and illustrated in the embodiment of the present invention, the present invention considers to appoint What suitable bus or interconnection.
In addition, the embodiment of the present invention can in conjunction with the house dog implementation method based on finite state machine in above-described embodiment A kind of computer readable storage medium is provided to realize.Computer program instructions are stored on the computer readable storage medium; The computer program instructions realize any one guarding the gate based on finite state machine in above-described embodiment when being executed by processor Dog implementation method.
In conclusion the house dog implementation method provided in an embodiment of the present invention based on finite state machine, device, equipment and Storage medium.The present invention by according to the finite state machine by system be divided into first state, the second state, the third state and 4th state;In control Board Power up success, the finite state machine is transformed into the second state from first state;When When detecting the first signal and starting the time more than or equal to the first preset time, the finite state machine is converted from the second state To the third state;If the starting time, which is more than or equal to the second preset time, does not detect first signal also, by the limited shape State machine is transformed into the 4th state from the second state and issues second signal;It, will be described limited when receiving the second signal State machine is transformed into first state from the 4th state.By the above-mentioned setting to the finite state machine, can start in system When stage extension is dead or the operation phase hangs dead, the auto-reset function of system is realized by power-on and power-off again.The present invention can The feeding-dog signal that real-time detection processor is sent out, realizes automatically reseting for system.It is also possible to improve the system integration Degree and reliability reduce hardware cost.
It should also be noted that, the exemplary embodiment referred in the present invention, is retouched based on a series of step or device State certain methods or system.But the present invention is not limited to the sequence of above-mentioned steps, that is to say, that can be according in embodiment The sequence referred to executes step, may also be distinct from that the sequence in embodiment or several steps are performed simultaneously.
The above description is merely a specific embodiment, it is apparent to those skilled in the art that, For convenience of description and succinctly, the system, module of foregoing description and the specific work process of unit can refer to preceding method Corresponding process in embodiment, details are not described herein.It should be understood that scope of protection of the present invention is not limited thereto, it is any to be familiar with Those skilled in the art in the technical scope disclosed by the present invention, can readily occur in various equivalent modifications or substitutions, These modifications or substitutions should be covered by the protection scope of the present invention.

Claims (10)

1. a kind of house dog implementation method based on finite state machine characterized by comprising
System is divided into first state, the second state, the third state and the 4th state according to the finite state machine;
On the system when electricity success, the finite state machine is transformed into the second state from first state;
When detecting that the first signal and starting time are more than or equal to the first preset time, by the finite state machine from the second shape State is transformed into the third state;
If the starting time is more than or equal to the second preset time and does not detect first signal also, by the finite state machine from the Two-state is transformed into the 4th state and issues second signal;
When receiving the second signal, the finite state machine is transformed into first state from the 4th state.
2. the house dog implementation method according to claim 1 based on finite state machine, which is characterized in that the method is also Include:
If detecting first abnormal signal in the third state, the finite state machine is transformed into from the third state 4th state;
If the abnormity of power supply of the control veneer is detected in the third state, by the finite state machine from the third state It is transformed into first state.
3. the house dog implementation method according to claim 2 based on finite state machine, which is characterized in that first shape State is initial state, and second state is starting state, and the third state is run mode, and the 4th state is power down state.
4. the house dog implementation method according to claim 3 based on finite state machine, which is characterized in that first letter Number be feeding-dog signal, the second signal be power-off signal.
5. the house dog implementation method according to claim 3 based on finite state machine, which is characterized in that in normal condition Under first signal be square-wave signal, first letter is judged by detecting the low and high level width of first signal It is number whether normal.
6. the house dog implementation method according to claim 5 based on finite state machine, which is characterized in that the limited shape State machine includes combinational logic and sequential logic, the judgement and output of system mode is realized in combinational logic, in sequential logic Realize the switching of current system conditions and next system mode.
7. the house dog implementation method according to claim 6 based on finite state machine, which is characterized in that if the starting Time is more than or equal to the second preset time and does not detect first signal also, and it is concurrent that the finite state machine is transformed into power down state Second signal includes: out
The output time of the second signal is 2S.
8. a kind of house dog realization device based on finite state machine, which is characterized in that described device includes:
Division module, for system to be divided into first state, the second state, the third state and the 4th shape according to finite state machine State;
The finite state machine is transformed into the by first state when for electricity success on the system by the first conversion module Two-state;
Second conversion module will be described for when detecting that the first signal and starting time are more than or equal to the first preset time Finite state machine is transformed into the third state from the second state;
Third conversion module, if do not detect first signal also more than or equal to the second preset time for starting the time, So that the finite state machine is transformed into the 4th state from the second state and issues second signal;
4th conversion module, for when receiving the second signal, the finite state machine to be transformed into from the 4th state First state.
9. a kind of house dog based on finite state machine realizes equipment characterized by comprising at least one processor, at least The computer program instructions of one memory and storage in the memory, when the computer program instructions are by the place It manages when device executes and realizes such as method of any of claims 1-7.
10. a kind of storage medium, is stored thereon with computer program instructions, which is characterized in that when the computer program instructions Such as method of any of claims 1-7 is realized when being executed by processor.
CN201910759076.5A 2019-08-16 2019-08-16 House dog implementation method, device, equipment and storage medium based on finite state machine Pending CN110457158A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910759076.5A CN110457158A (en) 2019-08-16 2019-08-16 House dog implementation method, device, equipment and storage medium based on finite state machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910759076.5A CN110457158A (en) 2019-08-16 2019-08-16 House dog implementation method, device, equipment and storage medium based on finite state machine

Publications (1)

Publication Number Publication Date
CN110457158A true CN110457158A (en) 2019-11-15

Family

ID=68487268

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910759076.5A Pending CN110457158A (en) 2019-08-16 2019-08-16 House dog implementation method, device, equipment and storage medium based on finite state machine

Country Status (1)

Country Link
CN (1) CN110457158A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111683443A (en) * 2020-06-18 2020-09-18 北京百瑞互联技术有限公司 Man-machine interaction method based on state machine
CN113641524A (en) * 2021-08-09 2021-11-12 国家计算机网络与信息安全管理中心 Reset method, device and equipment for single board starting overtime and readable storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5526486A (en) * 1990-10-22 1996-06-11 Sgs-Thomson Microelectronics S.R.L. Apparatus for detecting undefined states of a finite state machine (FSM) and resetting the FSM upon detection
US20140082434A1 (en) * 2012-09-14 2014-03-20 Infineon Technologies Ag Safety system challenge-and-response using modified watchdog timer
CN203858624U (en) * 2014-05-30 2014-10-01 无锡市同飞科技有限公司 Dual-backup type bus watchdog circuit
CN104142869A (en) * 2013-05-06 2014-11-12 上海海拉电子有限公司 Monitoring method and watchdog module for car body control system
CN110619203A (en) * 2018-06-20 2019-12-27 深圳市中航比特通讯技术有限公司 Logic watchdog implementation method based on finite-state machine

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5526486A (en) * 1990-10-22 1996-06-11 Sgs-Thomson Microelectronics S.R.L. Apparatus for detecting undefined states of a finite state machine (FSM) and resetting the FSM upon detection
US20140082434A1 (en) * 2012-09-14 2014-03-20 Infineon Technologies Ag Safety system challenge-and-response using modified watchdog timer
CN104142869A (en) * 2013-05-06 2014-11-12 上海海拉电子有限公司 Monitoring method and watchdog module for car body control system
CN203858624U (en) * 2014-05-30 2014-10-01 无锡市同飞科技有限公司 Dual-backup type bus watchdog circuit
CN110619203A (en) * 2018-06-20 2019-12-27 深圳市中航比特通讯技术有限公司 Logic watchdog implementation method based on finite-state machine

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
唐启翔等: "一种基于有限状态机的逻辑看门狗实现方案", 《信息通信》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111683443A (en) * 2020-06-18 2020-09-18 北京百瑞互联技术有限公司 Man-machine interaction method based on state machine
CN113641524A (en) * 2021-08-09 2021-11-12 国家计算机网络与信息安全管理中心 Reset method, device and equipment for single board starting overtime and readable storage medium
CN113641524B (en) * 2021-08-09 2024-02-02 国家计算机网络与信息安全管理中心 Reset method, device and equipment for single board starting overtime and readable storage medium

Similar Documents

Publication Publication Date Title
CN107797050B (en) Method for positioning abnormal power-on time sequence state of server mainboard
CN111339010B (en) PCIE (peripheral component interface express) equipment hot plug identification method, system and related components
CN111488233A (en) Method and system for processing bandwidth loss problem of PCIe device
CN110457158A (en) House dog implementation method, device, equipment and storage medium based on finite state machine
CN106647701A (en) Aero-engine controller BIT (Built-In Testing) method
CN112000351A (en) Updating method, updating device, updating equipment and storage medium of BMC (baseboard management controller) firmware
CN104679626A (en) System and method for debugging and detecting BIOS (Basic Input / Output System)
CN102467400B (en) Control method on multiport network interface card
CN104317685A (en) Starting method of calculator system
CN109581186B (en) Single event effect testing method, device and system of visual information processing circuit and electronic equipment
CN107239372B (en) Electronic device and detection method thereof
CN111694340A (en) Automatic test fixture and method for PSU BootLoader
CN109117299A (en) The error detecting device and its debugging method of server
CN107194258B (en) The method, apparatus and electronic equipment of monitoring code loophole, storage medium
CN110362430A (en) A kind of method being restarted automatically, system and the storage medium of server
CN114383856A (en) Vehicle automatic test method, device, storage medium and equipment
CN115248627A (en) Method, system and computer program product for storing finite state machine state data
CN107766251B (en) Detection method, system and device for loading image and readable storage medium
CN114688679B (en) Air conditioner parameter reading method and air conditioner
CN109683039A (en) Off-line test method and system for electronic product
CN111221701A (en) Chip and circuit logic reconfiguration system thereof
JP2014120161A (en) System and method for detecting programming process
CN114793196B (en) Firmware upgrading method, device, equipment and storage medium
CN104657178A (en) Method for configuring FPGA (Field Programmable Gate Array) by use of interface technology
TWI675293B (en) A host boot detection method and its system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20191115