CN110444601A - 非晶铟镓氧化锌薄膜晶体管及其制造方法 - Google Patents

非晶铟镓氧化锌薄膜晶体管及其制造方法 Download PDF

Info

Publication number
CN110444601A
CN110444601A CN201910688728.0A CN201910688728A CN110444601A CN 110444601 A CN110444601 A CN 110444601A CN 201910688728 A CN201910688728 A CN 201910688728A CN 110444601 A CN110444601 A CN 110444601A
Authority
CN
China
Prior art keywords
film
gallium zinc
indium gallium
zinc oxide
magnetron sputtering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910688728.0A
Other languages
English (en)
Inventor
秦国轩
裴智慧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin University
Original Assignee
Tianjin University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin University filed Critical Tianjin University
Priority to CN201910688728.0A priority Critical patent/CN110444601A/zh
Publication of CN110444601A publication Critical patent/CN110444601A/zh
Pending legal-status Critical Current

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • C23C14/35Sputtering by application of a magnetic field, e.g. magnetron sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明涉及柔性电子器件领域,为在较为简便的工艺中设计并制备底部驱动的柔性薄膜晶体管,极大丰富晶体管作为电路元器件的用处,使得该柔性器件在大规模集成电路和光电器件的应用提供可能,本发明采取的技术方案是,非晶铟镓氧化锌薄膜晶体管及其制造方法,采用磁控溅射工艺在聚对苯二甲酸乙二醇酯PET衬底上形成氧化铟锡ITO底栅电极以及氧化硅SiO2/氧化铝Al2O3栅介质膜,随后通过磁控溅射的方法形成有源层铟镓氧化锌IGZO薄膜,最后通过光刻以及真空电子束蒸镀的方式形成源漏电极,这样就完成了晶体管的制备。本发明主要应用于柔性电子器件设计制造场合。

Description

非晶铟镓氧化锌薄膜晶体管及其制造方法
技术领域
本发明涉及柔性器件领域,具体涉及到一种基于非晶IGZO的多层材料作为栅介质层的底栅薄膜晶体管的结构设计以及制备方法。
背景技术
柔性电子是将有机、无机材料电子器件制作在柔性、可延性塑料或薄金属基板上的新兴电子科技,在信息、能源、医疗、国防等领域都具有广泛应用。如印刷射频识别标签(RFID)、电子用表面粘贴、有机发光二极管OLED、柔性电子显示器等。与传统集成电路(IC)技术一样,柔性电子技术发展的主要驱动力是制造工艺和装备。在更大幅面的基板上以更低的成本制造出特征尺寸更小的柔性电子器件成为了制造的关键。本发明采用一种基于非晶IGZO 制备的新型工艺,采用磁控溅射形成底栅电极,,磁控溅射形成栅介质层和有源层,随后通过光刻和真空电子束蒸镀技术形成金属源漏电极,将来有望在可穿戴电子,大规模柔性集成电路等方面取得广泛应用。
发明内容
为克服现有技术的不足,本发明旨在设计并制备一种基于柔性PET衬底的双层异质栅介质层的底栅结构晶体管,采用磁控溅射的低温工艺,在较为简便的工艺中设计并制备底部驱动的柔性薄膜晶体管,极大丰富了晶体管作为电路元器件的用处,使得该柔性器件在大规模集成电路和光电器件的应用提供了可能。为此,本发明采取的技术方案是,非晶铟镓氧化锌薄膜晶体管制造方法,采用磁控溅射工艺在聚对苯二甲酸乙二醇酯PET衬底上形成氧化铟锡 ITO底栅电极以及氧化硅SiO2/氧化铝Al2O3栅介质膜,随后通过磁控溅射的方法形成有源层铟镓氧化锌IGZO薄膜,最后通过光刻以及真空电子束蒸镀的方式形成源漏电极,这样就完成了晶体管的制备。
具体步骤细化如下:
a、选用PET柔性材料作为衬底,首先将PET放进盛有丙酮溶液的烧杯中,然后在超声波清洗器中清洗5分钟,随后使用异丙醇溶液将用丙酮清洗过的PET在超声波清洗器中将丙酮清洗干净,得到较为清洁的衬底;
b、采用磁控溅射在PET衬底上镀200nm厚ITO膜以及5nm厚SiO2和5nm厚的Al2O3,作为底部栅介质层;
c、采用磁控溅射的方法在介质层的上方形成IGZO薄膜作为有源层,选择的靶材为InGaZnO4;
d、在IGZO有源层上涂胶,对准光刻,形成源漏电极的光刻图案,采用真空电子束蒸镀的方式形成100nm的金属源漏电极层,去胶之后,器件的制备完成。
非晶铟镓氧化锌薄膜晶体管,聚对苯二甲酸乙二醇酯PET衬底上依次形成有氧化铟锡ITO 底栅电极以及氧化硅SiO2/氧化铝Al2O3栅介质膜,随后通过磁控溅射的方法在氧化铝Al2O3上形成有源层铟镓氧化锌IGZO薄膜,IGZO薄膜上设置有源漏电极。
本发明的特点及有益效果是:
本发明工作原理与传统基于二氧化硅(SiO2)的晶体管的原理的区别在于该种器件属于耗尽型器件,而传统的SiO2器件属于增强型器件,耗尽型器件的工作原理为在未施加偏压时,在非晶IGZO薄膜靠近栅氧化物的表面处会形成导电沟道,器件导通,需要在栅电极施加负偏压器件才能关闭,通过栅压控制器件是否关闭,通过控制源漏电极之间的电压控制器件的源漏之间电流,即饱和电流。此外,柔性衬底可以减少传统硅基衬底晶体管的寄生效应,并可以在不同的弯曲程度下工作,为高性能柔性电路的大规模集成以及可穿戴电子设备的广泛应用提供了可能。
本发明中的晶体管采用的是高介电常数的栅介质层材料,与传统的介质层材料相比可以做得更薄,而且性能更好,有更高的电流开关比,因而该类器件有较高的集成度,有更为广泛的应用。此外,本发明是集成在塑料衬底上的晶体管器件,当塑料衬底弯曲时,依旧可以满足器件的正常工作,可以在智能穿戴,人工皮肤,生物医疗、光电器件等方面取得更为广泛的应用。
附图说明:
图1为柔性底栅薄膜晶体管的剖面图。
图2为发明的工作原理图。
具体实施方式
本发明以柔性衬底为基础,介绍了一种在聚对苯二甲酸乙二醇酯(PET)塑料衬底上制备的双层异质栅介质层晶体管的结构以及制备方案,晶体管的主要结构包含PET塑料衬底,氧化铟锡(ITO)栅电极层,氧化硅(SiO2)和氧化铝(Al2O3)两层材料作为栅极介质层(SiO2/Al2O3),金属源漏电极层。本文采用一种新型的制备工艺,在沉积有ITO导电层的PET衬底上采用磁控溅射的方法涂上三层栅极介质层SiO2/Al2O3作为底部栅氧层,接着采用磁控溅射的方法在介质层的上方形成厚度为10nm的铟镓氧化锌(IGZO)薄膜作为有源层,选择的靶材为铟镓氧化锌(InGaZnO4),接下来通过设计制备好的掩膜版光刻制备源漏电极,实现一个较高频率下工作的底栅结构晶体管的制备。晶体管具有高介电常数的栅极介质层,在同样的条件下可以做的很薄,从而满足集成电路尺寸逐渐减小的趋势,而且有较好的性能以及较高的工作频率和较强的栅极控制力,在柔性集成电路的制作、智能穿戴以及光电器件领域具有广泛的应用前景。
本发明的目的在于设计并制备一种基于柔性PET衬底的双层异质栅介质层的底栅结构晶体管,采用磁控溅射的低温工艺,在较为简便的工艺中设计并制备底部驱动的柔性薄膜晶体管,极大丰富了晶体管作为电路元器件的用处,使得该柔性器件在大规模集成电路和光电器件的应用提供了可能。
本发明的技术方案在于采用磁控溅射工艺在PET衬底上形成ITO底栅电极以及SiO2/Al2O3栅介质膜,随后通过磁控溅射的方法形成有源层IGZO薄膜,最后通过光刻以及真空电子束蒸镀的方式形成源漏电极,这样就完成了晶体管的制备。
该基于非晶IGZO薄膜的柔性底栅薄膜晶体管的主要工作原理与传统基于二氧化硅(SiO2) 的晶体管的原理的区别在于该种器件属于耗尽型器件,而传统的SiO2器件属于增强型器件,耗尽型器件的工作原理为在未施加偏压时,在非晶IGZO薄膜靠近栅氧化物的表面处会形成导电沟道,器件导通,需要在栅电极施加负偏压器件才能关闭,通过栅压控制器件是否关闭,通过控制源漏电极之间的电压控制器件的源漏之间电流,即饱和电流。此外,柔性衬底可以减少传统硅基衬底晶体管的寄生效应,并可以在不同的弯曲程度下工作,为高性能柔性电路的大规模集成以及可穿戴电子设备的广泛应用提供了可能。
当未在ITO底栅电极中施加偏压时,在靠近栅介质层的非晶IGZO薄膜表面就会产生导电沟道,当在ITO底栅电极上施加一定的负偏压时,随着施加电压的逐渐增大,非晶IGZO薄膜靠近栅介质层的表面处会由于负电压的吸引作用而积累越来越多的空穴,这样源漏之间的导电沟道会被夹断,从而器件被关闭。本发明中的晶体管采用的是高介电常数的栅介质层材料,与传统的介质层材料相比可以做得更薄,而且性能更好,有更高的电流开关比,因而该类器件有较高的集成度,有更为广泛的应用。此外,本发明是集成在塑料衬底上的晶体管器件,当塑料衬底弯曲时,依旧可以满足器件的正常工作,可以在智能穿戴,人工皮肤,生物医疗、光电器件等方面取得更为广泛的应用。
具体的制作工艺如下:
a、选用PET柔性材料作为衬底,首先将PET放进盛有丙酮溶液的烧杯中,然后在超声波清洗器中清洗5分钟,随后使用异丙醇溶液将用丙酮清洗过的PET在超声波清洗器中将丙酮清洗干净,得到较为清洁的衬底。
b、采用磁控溅射在PET衬底上镀200nm厚ITO膜以及5nm厚SiO2和5nm厚的Al2O3,作为底部栅介质层。
c、采用磁控溅射的方法在介质层的上方形成IGZO薄膜作为有源层,选择的靶材为InGaZnO4。
d、在IGZO有源层上涂胶,对准光刻,形成源漏电极的光刻图案,采用真空电子束蒸镀的方式形成100nm的金属源漏电极层,去胶之后,器件的制备完成。

Claims (3)

1.一种非晶铟镓氧化锌薄膜晶体管制造方法,其特征是,采用磁控溅射工艺在聚对苯二甲酸乙二醇酯PET衬底上形成氧化铟锡ITO底栅电极以及氧化硅SiO2/氧化铝Al2O3栅介质膜,随后通过磁控溅射的方法形成有源层铟镓氧化锌IGZO薄膜,最后通过光刻以及真空电子束蒸镀的方式形成源漏电极,这样就完成了晶体管的制备。
2.如权利要求1所述的非晶铟镓氧化锌薄膜晶体管制造方法,其特征是,具体步骤细化如下:
a、选用PET柔性材料作为衬底,首先将PET放进盛有丙酮溶液的烧杯中,然后在超声波清洗器中清洗5分钟,随后使用异丙醇溶液将用丙酮清洗过的PET在超声波清洗器中将丙酮清洗干净,得到较为清洁的衬底;
b、采用磁控溅射在PET衬底上镀200nm厚ITO膜以及5nm厚SiO2和5nm厚的Al2O3,作为底部栅介质层;
c、采用磁控溅射的方法在介质层的上方形成IGZO薄膜作为有源层,选择的靶材为InGaZnO4;
d、在IGZO有源层上涂胶,对准光刻,形成源漏电极的光刻图案,采用真空电子束蒸镀的方式形成100nm的金属源漏电极层,去胶之后,器件的制备完成。
3.一种非晶铟镓氧化锌薄膜晶体管,其特征是,聚对苯二甲酸乙二醇酯PET衬底上依次形成有氧化铟锡ITO底栅电极以及氧化硅SiO2/氧化铝Al2O3栅介质膜,随后通过磁控溅射的方法在氧化铝Al2O3上形成有源层铟镓氧化锌IGZO薄膜,IGZO薄膜上设置有源漏电极。
CN201910688728.0A 2019-07-29 2019-07-29 非晶铟镓氧化锌薄膜晶体管及其制造方法 Pending CN110444601A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910688728.0A CN110444601A (zh) 2019-07-29 2019-07-29 非晶铟镓氧化锌薄膜晶体管及其制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910688728.0A CN110444601A (zh) 2019-07-29 2019-07-29 非晶铟镓氧化锌薄膜晶体管及其制造方法

Publications (1)

Publication Number Publication Date
CN110444601A true CN110444601A (zh) 2019-11-12

Family

ID=68432006

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910688728.0A Pending CN110444601A (zh) 2019-07-29 2019-07-29 非晶铟镓氧化锌薄膜晶体管及其制造方法

Country Status (1)

Country Link
CN (1) CN110444601A (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110928012A (zh) * 2019-12-06 2020-03-27 深圳市康盛光电科技有限公司 一种调光膜用ito导电膜的防电击穿制备方法
CN113488533A (zh) * 2021-06-17 2021-10-08 惠科股份有限公司 薄膜晶体管及其制备方法、显示装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120252160A1 (en) * 2011-04-01 2012-10-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
CN107611173A (zh) * 2017-09-16 2018-01-19 天津大学 氧化铝/二氧化硅双层栅极柔性薄膜晶体管及制备方法
CN109801975A (zh) * 2019-01-15 2019-05-24 天津大学 基于非晶铟镓锌薄膜的柔性薄膜晶体管及其制造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120252160A1 (en) * 2011-04-01 2012-10-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
CN107611173A (zh) * 2017-09-16 2018-01-19 天津大学 氧化铝/二氧化硅双层栅极柔性薄膜晶体管及制备方法
CN109801975A (zh) * 2019-01-15 2019-05-24 天津大学 基于非晶铟镓锌薄膜的柔性薄膜晶体管及其制造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110928012A (zh) * 2019-12-06 2020-03-27 深圳市康盛光电科技有限公司 一种调光膜用ito导电膜的防电击穿制备方法
CN113488533A (zh) * 2021-06-17 2021-10-08 惠科股份有限公司 薄膜晶体管及其制备方法、显示装置

Similar Documents

Publication Publication Date Title
US9053937B2 (en) Semiconductor device and method of manufacturing the same
CN106129122B (zh) 氧化物薄膜晶体管及其制备方法、阵列基板、显示装置
CN109801975A (zh) 基于非晶铟镓锌薄膜的柔性薄膜晶体管及其制造方法
US20160043227A1 (en) Thin film transistor and manufacturing method thereof
CN207925480U (zh) 薄膜晶体管和场效应二极管
CN106612079B (zh) 柔性透明摩擦电子学晶体管及其制备方法
CN108807546A (zh) 氧化物薄膜晶体管及其制造方法
CN109698241A (zh) 高介电常数栅介质层的柔性薄膜晶体管及其制造方法
CN107611172A (zh) 一种异质介质层柔性底栅晶体管及制备方法
CN107611173A (zh) 氧化铝/二氧化硅双层栅极柔性薄膜晶体管及制备方法
CN110444601A (zh) 非晶铟镓氧化锌薄膜晶体管及其制造方法
JP2012191025A (ja) 薄膜トランジスタアレー基板、薄膜集積回路装置及びそれらの製造方法
CN109148594B (zh) 一种高性能薄膜晶体管的近室温制备工艺及应用
CN103928350B (zh) 一种双沟道层薄膜晶体管的制备方法
CN109166913A (zh) 锗纳米膜柔性金属型顶底双栅薄膜晶体管及其制作方法
CN107275007B (zh) 一种复合透明导电薄膜及其制备方法
JP5501604B2 (ja) 有機薄膜トランジスタ
CN108346691A (zh) 锗纳米膜柔性透明型顶底双栅薄膜晶体管及其制备方法
JP5844030B2 (ja) 電界効果型トランジスタの製造方法、表示装置の製造方法、x線撮像装置の製造方法及び光センサの製造方法
CN110137247A (zh) 双层金属氧化物半导体异质结薄膜晶体管及其制备方法
CN110571277A (zh) 一种柔性氧化铟锌薄膜晶体管及其制备方法
CN110459605A (zh) 多层材料异质栅介质层柔性硅薄膜晶体管及其制造方法
CN208111448U (zh) 锗纳米膜柔性透明型顶底双栅薄膜晶体管
CN110676161A (zh) 双层材料异质栅介质层柔性硅薄膜晶体管及其制造方法
CN208570615U (zh) 锗纳米膜柔性金属型多沟道薄膜晶体管

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20191112