CN110313002A - 一种基于plb的fpga芯片布线方法 - Google Patents

一种基于plb的fpga芯片布线方法 Download PDF

Info

Publication number
CN110313002A
CN110313002A CN201580001648.3A CN201580001648A CN110313002A CN 110313002 A CN110313002 A CN 110313002A CN 201580001648 A CN201580001648 A CN 201580001648A CN 110313002 A CN110313002 A CN 110313002A
Authority
CN
China
Prior art keywords
multiplexer
plb
programmable logic
logic block
fpga chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201580001648.3A
Other languages
English (en)
Other versions
CN110313002B (zh
Inventor
宋惠远
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Weiyage Beijing Technology Co ltd
Original Assignee
Beijing Weiyage Beijing Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Weiyage Beijing Technology Co ltd filed Critical Beijing Weiyage Beijing Technology Co ltd
Publication of CN110313002A publication Critical patent/CN110313002A/zh
Application granted granted Critical
Publication of CN110313002B publication Critical patent/CN110313002B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Power Engineering (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

一种基于PLB的FPGA芯片布线方法，该方法包括：分析FPGA芯片的多种布局方式，分别获取每种布局方式中多路复用器的配置规律(S201)；存储所述多种布局方式中的多路复用器的不同配置规律(S202)；在FPGA芯片进行布局后，根据FPGA芯片网表的布局结果，从所述多路复用器的不同配置规律中查找和调用所述布局结果对应的多路复用器配置规律，由此对多路复用器进行配置，形成可编程逻辑块PLB(S203)；然后在所述可编程逻辑块PLB层面进行布线(S204)。根据芯片多路复用器布局的结果，进行查找和调用该布局结果所对应存储的多路复用器的配置方式，减少布线器所需处理的基本单元数量和线网数量，进而缩短布线的时间，同时也降低布线算法所占用的内存，提高布线流程的效率。

Description

PCT国内申请，说明书已公开。

Claims (5)

  1. PCT国内申请，权利要求书已公开。
CN201580001648.3A 2015-12-28 2015-12-28 一种基于plb的fpga芯片布线方法 Active CN110313002B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/099208 WO2017113058A1 (zh) 2015-12-28 2015-12-28 一种基于plb的fpga芯片布线方法

Publications (2)

Publication Number Publication Date
CN110313002A true CN110313002A (zh) 2019-10-08
CN110313002B CN110313002B (zh) 2023-02-24

Family

ID=59224030

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580001648.3A Active CN110313002B (zh) 2015-12-28 2015-12-28 一种基于plb的fpga芯片布线方法

Country Status (2)

Country Link
CN (1) CN110313002B (zh)
WO (1) WO2017113058A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114169283A (zh) * 2021-10-27 2022-03-11 深圳市紫光同创电子有限公司 可编程逻辑器件的延时估算方法、装置、设备及存储介质
WO2022151785A1 (zh) * 2021-01-12 2022-07-21 东科半导体(安徽)股份有限公司 基于流水寄存器的物理层逻辑模块的信号中继方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111709205B (zh) * 2020-05-29 2023-05-16 成都华微电子科技股份有限公司 Fpga布线方法

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030005402A1 (en) * 2001-06-29 2003-01-02 Stmicroelectronics Ltd. System for simplifying the programmable memory to logic interface in FPGA
US20040070422A1 (en) * 2002-06-27 2004-04-15 Stmicroelectronics Pvt. Ltd. Programmable logic devices having enhanced cascade functions to provide increased flexibility
CN101246511A (zh) * 2008-02-28 2008-08-20 复旦大学 可编程逻辑器件快速逻辑块映射方法
CN102135928A (zh) * 2011-03-30 2011-07-27 武汉大学 基于lut级演化硬件的三模异构冗余容错方法
CN103259524A (zh) * 2012-02-17 2013-08-21 京微雅格（北京）科技有限公司 一种采用快速级连结构的集成电路
CN203206211U (zh) * 2013-03-15 2013-09-18 上海安路信息科技有限公司 交错排列式可编程逻辑器件
US20130278289A1 (en) * 2012-04-18 2013-10-24 Te-Tse Jang Method and Apparatus for Improving Efficiency of Programmable Logic Circuit Using Cascade Configuration
CN103678257A (zh) * 2013-12-20 2014-03-26 上海交通大学 基于fpga的正定矩阵浮点求逆器及其求逆方法
US20140097869A1 (en) * 2012-10-08 2014-04-10 Tony Kai-Kit Ngai Heterogeneous segmented and direct routing architecture for field programmable gate array
CN103914580A (zh) * 2012-12-31 2014-07-09 复旦大学 一种用于fpga电路位流仿真的方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104182556B (zh) * 2013-05-22 2018-01-05 京微雅格（北京）科技有限公司 芯片的布局方法
CN203520396U (zh) * 2013-08-22 2014-04-02 京微雅格（北京）科技有限公司 一种优化寄存器控制信号的集成电路

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030005402A1 (en) * 2001-06-29 2003-01-02 Stmicroelectronics Ltd. System for simplifying the programmable memory to logic interface in FPGA
US20040070422A1 (en) * 2002-06-27 2004-04-15 Stmicroelectronics Pvt. Ltd. Programmable logic devices having enhanced cascade functions to provide increased flexibility
CN101246511A (zh) * 2008-02-28 2008-08-20 复旦大学 可编程逻辑器件快速逻辑块映射方法
CN102135928A (zh) * 2011-03-30 2011-07-27 武汉大学 基于lut级演化硬件的三模异构冗余容错方法
CN103259524A (zh) * 2012-02-17 2013-08-21 京微雅格（北京）科技有限公司 一种采用快速级连结构的集成电路
US20130278289A1 (en) * 2012-04-18 2013-10-24 Te-Tse Jang Method and Apparatus for Improving Efficiency of Programmable Logic Circuit Using Cascade Configuration
US20140097869A1 (en) * 2012-10-08 2014-04-10 Tony Kai-Kit Ngai Heterogeneous segmented and direct routing architecture for field programmable gate array
CN103914580A (zh) * 2012-12-31 2014-07-09 复旦大学 一种用于fpga电路位流仿真的方法
CN203206211U (zh) * 2013-03-15 2013-09-18 上海安路信息科技有限公司 交错排列式可编程逻辑器件
CN103678257A (zh) * 2013-12-20 2014-03-26 上海交通大学 基于fpga的正定矩阵浮点求逆器及其求逆方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
张寅: "基于SOC的网络数据传输控制器研究与设计", 《中国硕士学位论文全文数据库》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022151785A1 (zh) * 2021-01-12 2022-07-21 东科半导体(安徽)股份有限公司 基于流水寄存器的物理层逻辑模块的信号中继方法
CN114169283A (zh) * 2021-10-27 2022-03-11 深圳市紫光同创电子有限公司 可编程逻辑器件的延时估算方法、装置、设备及存储介质
CN114169283B (zh) * 2021-10-27 2024-04-05 深圳市紫光同创电子有限公司 可编程逻辑器件的延时估算方法、装置、设备及存储介质

Also Published As

Publication number Publication date
WO2017113058A1 (zh) 2017-07-06
CN110313002B (zh) 2023-02-24

Similar Documents

Publication Publication Date Title
CN110313002A (zh) 一种基于plb的fpga芯片布线方法
US8138788B2 (en) Reconfigurable device
US6748577B2 (en) System for simplifying the programmable memory to logic interface in FPGA
US11023377B2 (en) Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA)
US20060001445A1 (en) Programmable logic block for designing an asynchronous circuit
US20080263334A1 (en) Dynamically configurable and re-configurable data path
JP2009543472A (ja) 集積回路のための再構成可能論理ファブリックおよび再構成可能論理ファブリックを構成するためのシステムおよび方法
US7734896B2 (en) Enhanced processor element structure in a reconfigurable integrated circuit device
KR20040060448A (ko) 칩 사이즈를 감소시키는 스캔 테스트 회로를 구비한반도체 장치, 및 그 테스트 방법
JPWO2001082145A1 (ja) クロストーク解析方法、それを用いた電子回路装置の設計乃至製造方法、及びそのための電子回路ライブラリの記録媒体
Lin et al. A fine-grain dynamically reconfigurable architecture aimed at reducing the FPGA-ASIC gaps
CN102375906B (zh) 一种基于模式匹配的fpga逻辑综合方法
JP2746502B2 (ja) 半導体集積回路装置の製造装置及び製造方法並びに電子回路装置
US20040030975A1 (en) Methods of resource optimization in programmable logic devices to reduce test time
CN109565269A (zh) 快速滤波
US8010590B1 (en) Configurable arithmetic block and a method of implementing a configurable arithmetic block in a device having programmable logic
US9438203B1 (en) Dynamically programmable digital signal processing blocks for finite-impulse-response filters
US10296699B1 (en) Implementing circuit designs adapted for partial reconfiguration
WO2016090599A1 (zh) 一种可扩展可配置的逻辑元件和fpga器件
JP2016514421A (ja) 再構成可能命令セルアレイの並列構成
US10361702B2 (en) FPGA math block with dedicated connections
US7689959B2 (en) Code generator for finite state machines
WO2010061911A1 (ja) 再構成可能回路生成装置、方法およびプログラム
Bushey et al. Flexible function-level acceleration of embedded vision applications using the pipelined vision processor
CN106934077B (zh) 一种精确的块进位链的时序分析方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
DD01 Delivery of document by public notice
DD01 Delivery of document by public notice

Addressee: CAPITAL MICROELECTRONICS Co.,Ltd.

Document name: Notification of Passing Examination on Formalities

SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant