CN110278032B - PCIe data transmission device and method based on optical fiber - Google Patents
PCIe data transmission device and method based on optical fiber Download PDFInfo
- Publication number
- CN110278032B CN110278032B CN201910508379.XA CN201910508379A CN110278032B CN 110278032 B CN110278032 B CN 110278032B CN 201910508379 A CN201910508379 A CN 201910508379A CN 110278032 B CN110278032 B CN 110278032B
- Authority
- CN
- China
- Prior art keywords
- pcie
- module
- signal
- data
- port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/25—Arrangements specific to fibre transmission
- H04B10/2589—Bidirectional transmission
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Information Transfer Systems (AREA)
Abstract
A PCIe data transmission device and method based on optical fiber is used for transmitting reset signal and data signal of mainboard to one or more PCIe devices through optical fiber, the device includes PCIe golden finger, PCIe exchange module, PCIe relay module and SFP + module, wherein: the PCIe gold finger is used for transmitting the data signal to the PCIe exchange module and transmitting the reset signal to the SFP + module; the PCIe exchange module is used for distributing the data signals to the PCIe relay module; the PCIe relay module is used for performing pre-emphasis processing and de-emphasis processing on the data signals and sending the processed data signals to the SFP + module connected with the PCIe relay module; the SFP + module is used for sending the reset signal and the processed data signal to the PCIe equipment connected with the SFP + module through the optical fiber. The PCIe data signal and the reset signal are transmitted by the optical fiber in a long distance, the multi-device switching function is realized, and the PCIe data acquisition system can be applied to a data acquisition system with ten-gigabit transmission level.
Description
Technical Field
The present disclosure relates to the field of data transmission, and in particular, to a PCIe data transmission device and method based on an optical fiber.
Background
In the fields of high-energy physics, nuclear physics experiments and the like, a data acquisition system needs to acquire a large amount of data in a short time and transmit the acquired data to a back-end server. With the rapid development of natural science, data acquired by a high-energy physical experiment and a nuclear physical experiment in the same time are more and more, a data acquisition system faces greater and greater data transmission pressure, and a high-speed, low-cost and convenient reading method is urgently needed. In a conventional reading method, front-end electrical data is transmitted to a plurality of data reading plug-in units distributed in a chassis, the data is collected to a chassis controller through a backplane bus of the chassis, and the data is distributed to a server cluster through a network switch. In the conventional reading method, a data transmission rate is limited by a chassis backplane bus and a network interface of a chassis controller, and in the face of a ten-gigabit-level high-speed data transmission requirement, the conventional reading method usually adopts a plurality of chassis for parallel reading, so that the cost of cost and complexity is paid for the reading speed.
PCI Express (PCIe) is a new generation of bus interface technical specification, the transmission rate of a single transmission channel can reach 5GT/s, and the maximum support is 16 transmission channels, however, PCIe is used on a computer mainboard or a chassis backboard, and cannot realize long-distance transmission. Patent CN202889405U discloses an extension system for PCIe interface, which uses a coaxial cable to transmit PCIe reset signals and uses an optical fiber to transmit PCIe data, thereby implementing extension of PCIe interface. However, coaxial cables are not conducive to long distance applications, and their PCIe interface extension only supports connection of a single device, and cannot enable multiple devices to communicate with a host at the same time.
Disclosure of Invention
Technical problem to be solved
The disclosure provides a PCIe data transmission device and method based on optical fiber, which can meet the transmission requirement of bandwidth more than ten million, can realize long-distance transmission, and also support the connection of a plurality of devices, and can flexibly configure the number of the connected devices and the link width of each connected device.
(II) technical scheme
The utility model provides a PCIe data transmission device based on optic fibre for reset signal and the data signal of through optic fibre with the mainboard send to one and more than PCIe equipment, including PCIe golden finger, PCIe exchange module, PCIe relay module and SFP + module, wherein: the PCIe golden finger is used for transmitting the data signal to the PCIe exchange module and transmitting the reset signal to the SFP + module; the PCIe switching module is used for distributing the data signal to the PCIe relay module; the PCIe relay module is used for performing pre-emphasis processing and de-emphasis processing on the data signals and sending the processed data signals to the SFP + module connected with the PCIe relay module; the SFP + module is used for sending the reset signal and the processed data signal to the PCIe equipment connected with the SFP + module through an optical fiber.
Optionally, the PCIe switch module includes one or more first ports and one or more second ports, where the first ports are connected to the PCIe golden finger, and the second ports are connected to the PCIe relay module.
Optionally, the motherboard generates a first clock signal, the PCIe data transmission device further includes a clock debounce module and a local clock module, the clock debounce module is configured to process the first clock signal and send the first clock signal to the first port, and the local clock module is configured to generate a second clock signal and send the second clock signal to the second port.
Optionally, the first port receives a data signal transmitted by the PCIe gold finger according to the first clock signal, and the second port receives a data signal distributed by the first port according to the second clock signal.
Optionally, the frequency of the second clock signal is between 100MHz-300ppm and 100MHz +300 ppm.
Optionally, the PCIe data transmission apparatus further includes a configuration file storage module, configured to store configuration information of the first port and the second port, and store configuration information of the first clock signal and the second clock signal, so that the PCIe switch module distributes the data signal to the PCIe relay module through the first port and the second port.
Optionally, the motherboard generates a first voltage, and the PCIe data transmission device further includes a power management module, configured to convert the first voltage into one or more preset voltages and provide the preset voltages to the PCIe switch module.
Optionally, the SFP + module includes RD +, RD-, TD +, TD-, and TDIS pins, the RD + and RD-are connected to the receive differential signal line of the optical fiber, the TD + and TD-are connected to the transmit differential signal line of the optical fiber, and the TDIS is connected to the reset signal line of the PCIe gold finger.
Optionally, the number of the PCIe relay modules is one or more, and each PCIe relay module is connected to one or more SFP + modules.
The present disclosure also provides a data transmission method of the PCIe data transmission apparatus based on an optical fiber, which is used to transmit a reset signal and a data signal to one or more PCIe devices through the optical fiber, and the method includes: s1, acquiring the reset signal and the data signal; s2, transmitting the reset signal to an SFP + module of the device; s3, transmitting the data signal to the first ports of the PCIe switching module of the device, wherein the number of the first ports is one or more; s4, the first port distributes the data signal to the second ports of the PCIe switching module, the number of the second ports is one or more; s5, the second port transmits the data signal to a PCIe relay module connected with the device; s6, the PCIe relay module performs pre-emphasis processing and de-emphasis processing on the data signal, and distributes the processed data signal to the SFP + module; s7, the SFP + module sends the reset signal and the processed data signal to the PCIe device through an optical fiber.
(III) advantageous effects
The PCIe data transmission device and method based on the optical fiber provided by the present disclosure have at least the following beneficial effects:
(1) based on a PCIe high-speed serial protocol, the data transmission is carried out by using optical fibers, the transmission requirement of bandwidth of over ten thousand megabits can be met, and the distorted signals are repaired by using a PCIe relay module, so that long-distance transmission can be realized;
(2) by utilizing the PCIe switching module, the connection of a plurality of devices can be supported, and the number of the devices and the link width of each device can be flexibly configured;
(3) based on a standard PCIe protocol, the PCIe protocol can be compatibly applied to all PCIe systems, and the universality is strong;
(4) the PCIe data transmission device is matched with a common computer only, so that the read-out speed of over ten million can be realized, and the cost is far lower than that of a read-out case and a read-out plug-in with the same transmission index.
Drawings
Fig. 1 is a block diagram illustrating an application scenario of an optical fiber-based PCIe data transmission apparatus according to an embodiment of the present disclosure.
Fig. 2 schematically shows a block diagram of a PCIe data transmission apparatus based on an optical fiber according to an embodiment of the present disclosure.
Fig. 3 is a schematic diagram illustrating PCIe data and a reset signal transmitted based on an optical fiber according to an embodiment of the present disclosure.
Fig. 4 schematically illustrates a data link configuration scheme diagram of a PCIe switch module provided in an embodiment of the present disclosure.
Fig. 5 schematically illustrates a clock distribution scheme provided by an embodiment of the present disclosure.
Fig. 6 schematically shows a flowchart of data transmission performed by the optical fiber-based PCIe data transmission apparatus provided in the embodiment of the present disclosure.
Detailed Description
For the purpose of promoting a better understanding of the objects, aspects and advantages of the present disclosure, reference is made to the following detailed description taken in conjunction with the accompanying drawings.
A first embodiment of the present disclosure provides a PCIe data transmission apparatus (hereinafter referred to as a PCIe data transmission apparatus) based on an optical fiber, configured to transmit a reset signal and a data signal of a motherboard to one or more PCIe devices through the optical fiber. Fig. 1 shows an application scenario of the PCIe data transmission apparatus in the present disclosure. The computer motherboard refers to a commercial computer motherboard which is provided with a PCIe bus and a corresponding slot, wherein the slot width is x16, and the commercial computer motherboard also comprises parts such as a central processing unit, a memory and the like which are necessary for the operation of the computer. The PCIe data transmission device is a plug-in card with a PCIe gold finger connector, has a PCIe exchange function, and can expand PCIe through an optical fiber. The PCIe device refers to a device having a PCIe optical fiber interface, and is connected to the PCIe data transmission apparatus through an optical fiber. The PCIe data transmission device is connected to the computer mainboard through the PCIe golden finger to receive a reset signal, a data signal, a first clock signal and a first voltage of the computer mainboard, is connected to one or more PCIe devices through the optical fiber, and distributes the reset signal and the data signal to each PCIe device through the optical fiber.
Fig. 2 shows a block diagram of a PCIe data transmission apparatus in the present disclosure, and the PCIe data transmission apparatus is described in detail with reference to fig. 2 and fig. 3 to 5.
The PCIe data transmission device comprises a PCIe golden finger, a PCIe exchange module, a PCIe relay module, a Small Form-factor Pluggable transceiver (SFP +) module, a power management module, a clock debouncing module, a local clock module and a configuration file storage module.
The PCIe gold finger is used for receiving a reset signal, a data signal, a first clock signal and a first voltage of the computer mainboard, transmitting the reset signal to each SFP + module after receiving the signals, transmitting the data signal to the PCIe exchange module, transmitting the first clock signal to the clock debouncing module, and inputting the first voltage to the power management module.
The power management module converts the first voltage into one or more preset voltages and provides the preset voltages to the PCIe switching module, and the one or more preset voltages are other level power supplies required by the PCIe switching module.
The clock debounce module processes the received first clock signal to improve the quality of the first clock signal, and sends the processed first clock signal to a first port of the PCIe switching module. The local clock module is used for generating a second clock signal and sending the generated second clock signal to a second port of the PCIe switching module.
The PCIe switch module is configured to distribute the received data signal to the PCIe relay module, and specifically, the PCIe switch module includes one or more first ports (i.e., upstream ports) and one or more second ports (i.e., downstream ports), and the one or more downstream ports are connected to the PCIe relay module. The upstream port receives a data signal of a computer mainboard through the PCIe golden finger and receives and analyzes the data signal transmitted by the PCIe golden finger according to the first clock signal, the upstream port distributes the data signal to the downstream port according to the second clock signal, and the downstream port receives and analyzes the data signal distributed by the upstream port according to the second clock signal.
According to the PCIe specification, signals required by PCIe transmission comprise a reset signal, a data signal and a reference clock signal, under the condition of not using a spread spectrum clock, the reference clock signal only needs to meet the condition of 100MHz +/-300 ppm, and a transmitting end and a receiving end of the PCIe transmission do not need to use a same source clock, namely the reference clock signal is not required to be transmitted between a PCIe data transmission device and PCIe equipment, so that resources are saved, and the cost is reduced. Therefore, in this embodiment, the frequency of the second clock signal is set to be between 100MHz-300ppm and 100MHz +300 ppm.
In this embodiment, the PCIe switch chip with IDT corporation model number 89HPES24NT6AG2 is taken as an example to be the PCIe switch module, and the data link configuration of the PCIe switch module is described. The 89HPES24NT6AG2 chip supports the second generation PCIe specification, which provides 6 ports, 24 links, and 192Gbps switching capability, meeting the requirements of the present disclosure for PCIe switch modules.
Referring to fig. 4, the 89HPES24NT6AG2 chip provides 6 ports, port 0, port 2, port 4, port 6, port 8, and port 12, respectively, each port supporting 4 lanes. In this embodiment, port 0 and port 2 are bundled and configured as an upstream port, and are connected to a PCIe gold finger, so the upstream link width is x8 in total; further, the port 4, the port 6, the port 8, and the port 12 are individually configured as downstream ports, and there are four downstream ports in total, each of which has a link width of x4, and these four downstream ports are connected to the PCIe relay module, respectively. In this embodiment, for example, the PCIe relay chip DS80PCI402 is selected as the PCIe relay module, each downstream port is connected to a corresponding DS80PCI402 chip, and the DS80PCI402 chip is connected to the SFP + module.
The PCIe data transmission apparatus operating in the above data link configuration supports simultaneous connection of four downstream devices (and PCIe devices), each downstream device supports PCIe Gen2x4 at most, where Gen2 denotes a slot using PCIe2.0 specification, and x4 denotes a data bus width of the slot is 4. In addition, the data link may be configured in other ways, such as merging port 4 and port 6 into one downstream port of x8 width, merging port 8 and port 12 into one downstream port of x8 width, etc., in this case, two downstream devices are supported for simultaneous connection, each of which supports up to PCIe Gen2x 8. Therefore, the number of PCIe devices and the link width of each device which can be supported by the PCIe data transmission device can be flexibly configured, and the PCIe expansion application in the data acquisition system is enhanced.
The 89HPES24NT6AG2 chip needs to input two pairs of homologous differential clock signals of 0-0.7V as its global reference clock, the embodiment selects a clock chip with IDT corporation type ICS841484I as a local clock module, and two pairs of differential clock signal output pins of the ICS841484I chip need to be connected to two pairs of global clock input pins of the 89HPES24NT6AG2 chip. In addition, for example, the 9DB306 chip of IDT corporation is used as the clock debounce module, so that the quality of the first clock signal can be effectively improved, the input of the 9DB306 chip is connected to the PCIe finger to receive the first clock signal, and the output of the 9DB306 chip is connected to the upstream port of the 89HPES24NT6AG2 chip.
Referring to fig. 5, the PCIe clock on the computer motherboard is distributed to a Root Complex (RC) and PCIe slots, and the upstream port of the PCIe switch module uses a PCIe reference clock obtained through a PCIe golden finger in order to be compatible with the spread spectrum clock that may be used. The local clock chip ICS841484I on the PCIe switch module provides two pairs of 100MHz or 125MHz configurable clock signals connected to the global reference clock pin of the PCIe switch chip 89HPES24NT6AG 2. Inside the 89HPES24NT6AG2 chip, a global reference clock is distributed to each port, all but port 0 and port 2 using the global reference clock as the port's PCIe reference clock. Port 4, port 6, port 8, and port 12 correspond to device 0, device 1, device 2, and device 3, respectively. Devices 0-3 all use the clock signal provided by the device local clock chip as the PCIe reference clock.
The 89HPES24NT6AG2 chip also requires power supplies of three voltages, 1.0V, 2.5V and 3.3V, and the rest of the electronic components of the PCIe data transmission device require power supplies of 3.3V. Taking the first voltage as 12V as an example, the power management module uses two switching power supply sub-modules to convert the 12V power input by the PCIe gold finger into 1.0V and 3.3V respectively, and the power management module uses a linear power supply to convert the 3.3V power into a 2.5V power, thereby providing a complete power supply for the PCIe data transmission device.
The configuration file storage module is used for providing the PCIe switching module with the value of the configuration register required by the operation of the PCIe switching module, so that the PCIe switching module distributes the data signal to the PCIe relay module.
Taking the PCIe switch module as 89HPES24NT6AG2 chip as an example, the chip may read configuration information through SMBus bus, in this embodiment, 24LC512 chip of MicroChip company is selected as the configuration file storage module, and clock pins and data pins of the 24LC512 chip are connected to SMBus of 89HPES24NT6AG2 chip. The link configuration information of the 89HPES24NT6AG2 chip may be stored in the 24LC512 chip, and the PCIe switch module (i.e., the 89HPES24NT6AG2 chip) will automatically load the link configuration information to operate normally after the PCIe data transfer apparatus is powered on. In addition, information that each port uses a global reference clock or an externally input reference clock is also stored in the configuration memory chip 24LC 512. The capacity of the 24LC512 chip is 512K, and the configuration requirement of the 89HPES24NT6AG2 chip can be met.
The PCIe relay module is used for carrying out pre-emphasis processing and de-emphasis processing on the data signals, so that the aim of conditioning the PCIe data signals is fulfilled, and the PCIe data signals are ensured to be in a good form after being transmitted by long-distance optical fibers; the PCIe relay module also sends the processed data signals to the SFP + module connected with the PCIe relay module. It should be noted that the number of the PCIe relay modules is one or more, and the PCIe relay modules are connected to the downstream port of the PCIe switch module, and each PCIe relay module is connected to one or more SFP + modules.
PCIe data signal is through long distance optical fiber transmission back, and the signal of different frequencies produces the decay of different range, leads to signal distortion, consequently, uses PCIe relay module to restore the distortion signal in this disclosure, reaches long distance transmission's purpose for the device possesses the PCIe data transmission ability more than hundred meters.
In this embodiment, for example, a DS80PCI402 chip of TI corporation is used as a PCIe relay module for conditioning the optical fiber signal. Data signals from the 89HPES24NT6AG2 chip are processed by the DS80PCI402 chip and then transmitted to the SFP + module.
The SFP + module is a small-sized packaged pluggable optical fiber transceiver module, receives a reset signal through a PCIe gold finger, receives a data signal processed by a PCIe relay module, and sends the reset signal and the data signal to PCIe equipment connected with the PCIe relay module, wherein one PCIe equipment can be connected to one or more SFP + modules to expand the bus width of the SFP + module.
The PCIe data transmission device and the PCIe equipment are both provided with SFP + modules, and the SFP + modules of the PCIe data transmission device and the SFP + modules of the PCIe equipment are connected through optical fibers. Referring to fig. 3, the SFP + module of the PCIe data transmission apparatus at least includes RD +, RD-, TD +, TD-, and TDIS pins, the SFP + module of the PCIe device at least includes RD +, RD-, TD +, TD-, and LOS pins, the pair of RD + and RD-differential pins are connected to the receiving differential signal line of the PCIe data link (i.e., optical fiber), the pair of TD + and TD-differential pins are connected to the transmitting differential signal line of the PCIe data link, the TDIS pin of the SFP + module of the PCIe data transmission apparatus side is connected to the reset signal line of the PCIe gold finger, and the LOS pin of the SFP + module of the PCIe device side is connected to the reset pin of the PCIe device.
In this embodiment, for example, FTLF8528P3BxV module from FINISR corporation is selected as SFP + module, and for improving the integration, for example, 1-2007637-5 connector from TE corporation is selected as SFP + receptacle, and the connector is a two-layer structure, each layer can accommodate 2 SFPs +. The reset signal on the PCIe gold finger is connected to the DIS pin of the SFP + connector to fan out the reset signal.
It is understood that the present embodiment only exemplarily provides some chips, and each module may also select other chips having functions required by the module.
A second embodiment of the present disclosure provides a method for data transmission based on the PCIe data transmission apparatus in the first embodiment, where the method is used to transmit a reset signal and a data signal to one or more PCIe devices through an optical fiber, and the method includes the following operations:
s1, a reset signal and a data signal are acquired.
The PCIe data transmission device obtains the reset signal and the data signal from the computer motherboard through its PCIe gold finger, and further needs to obtain the first clock signal and the first voltage.
S2, transmitting the reset signal to the SFP + module of the device.
The PCIe golden finger transmits the reset signal to the SFP + module, and in addition, the PCIe golden finger also needs to input a first voltage into the power management module, so that the power management module converts the first voltage into a voltage required by the operation of one or more PCIe data transmission devices.
S3, transmitting the data signal to a first port of a PCIe switch module of the device, where the number of the first port is one or more.
The PCIe golden finger transmits the first clock signal to the clock debouncing module, and the clock debouncing module transmits the first clock signal to a first port of the PCIe exchange module after carrying out debouncing processing on the first clock signal.
The first port is an upstream port of the PCIe switching module, the PCIe gold finger transmits the data signal to the upstream port of the PCIe switching module, and the upstream port receives and analyzes the received data signal according to the processed first clock signal.
And S4, the first port distributes the data signal to the second ports of the PCIe switching module, and the number of the second ports is one or more.
When the local clock module in the device generates the second clock signal and sets the frequency of the second clock signal between 100MHz-300ppm and 100MHz +300ppm, the reference clock signal is not required to be considered to be transmitted between the PCIe data transmission device and the PCIe equipment, thereby reducing the cost.
The first port distributes the data signal to a second port of the PCIe switching module, the second port is a downstream port of the PCIe switching module, and the downstream port receives and analyzes the received data signal according to a second clock signal.
And S5, the second port transmits the data signal to a PCIe relay module connected with the device.
And S6, the PCIe relay module performs pre-emphasis processing and de-emphasis processing on the data signal and distributes the processed data signal to the SFP + module.
The PCIe relay module performs pre-emphasis processing and de-emphasis processing on the data signals, and ensures that the data signals are in a good state after being transmitted by long-distance optical fibers.
And S7, the SFP + module sends the reset signal and the processed data signal to the PCIe device through the optical fiber.
In summary, the PCIe data transmission apparatus and method based on optical fiber provided in the present disclosure implement PCIe long-distance optical fiber transmission, and specifically implement PCIe high-speed transmission exceeding one hundred meters, and have a multi-device switching function, and the switching manner can be flexibly configured, and can meet the high-speed long-distance data transmission requirement of a data acquisition system of high-energy physics and nuclear physics experiments for over ten thousands of megabytes, and the implementation manner is simple, the implementation cost is low, and the application prospect is wide.
The above-mentioned embodiments are intended to illustrate the objects, aspects and advantages of the present disclosure in further detail, and it should be understood that the above-mentioned embodiments are only illustrative of the present disclosure and are not intended to limit the present disclosure, and any modifications, equivalents, improvements and the like made within the spirit and principle of the present disclosure should be included in the scope of the present disclosure.
Claims (9)
1. The utility model provides a PCIe data transmission device based on optic fibre for through the reset signal of optic fibre with mainboard and data signal transmission to one or more PCIe equipment, including PCIe gold finger, PCIe exchange module, PCIe relay module and SFP + module, wherein:
the PCIe golden finger is used for transmitting the data signal to the PCIe exchange module and transmitting the reset signal to the SFP + module;
the PCIe exchange module is used for distributing the data signals to the PCIe relay module and comprises one or more first ports and one or more second ports, the first ports are connected to the PCIe golden fingers, and the second ports are connected to the PCIe relay module;
the PCIe relay module is used for performing pre-emphasis processing and de-emphasis processing on the data signals and sending the processed data signals to the SFP + module connected with the PCIe relay module;
the SFP + module is used for sending the reset signal and the processed data signal to the PCIe equipment connected with the SFP + module through an optical fiber.
2. The optical fiber-based PCIe data transmission apparatus of claim 1, wherein said motherboard generates a first clock signal, said PCIe data transmission apparatus further comprising a clock debounce module and a local clock module, said clock debounce module is configured to process and send said first clock signal to said first port, said local clock module is configured to generate and send a second clock signal to said second port.
3. The PCIe data transfer apparatus based on an optical fiber according to claim 2, wherein the first port receives the data signal transmitted by the PCIe gold finger according to the first clock signal, and the second port receives the data signal distributed by the first port according to the second clock signal.
4. The optical fiber-based PCIe data transmission apparatus of claim 2, wherein a frequency of said second clock signal is between 100MHz-300ppm and 100MHz +300 ppm.
5. The optical fiber-based PCIe data transmission apparatus of claim 2, wherein said PCIe data transmission apparatus further comprises a configuration file storage module for storing configuration information of said first port and said second port and storing configuration information of said first clock signal and said second clock signal, so that said PCIe switch module distributes said data signal to said PCIe relay module through said first port and said second port.
6. The PCIe data transmission apparatus based on an optical fiber according to claim 1, wherein a first voltage is generated by the motherboard, and the PCIe data transmission apparatus further comprises a power management module, configured to convert the first voltage into one or more preset voltages and provide the preset voltages to the PCIe switch module.
7. The fiber optic based PCIe data transmission apparatus of claim 1, wherein said SFP + module comprises RD +, RD-, TD +, TD-, and TDIS pins, said RD + and RD-are connected to receive differential signal lines of said fiber, said TD + and TD-are connected to transmit differential signal lines of said fiber, said TDIS is connected to reset signal lines of said PCIe gold finger.
8. The optical fiber-based PCIe data transmission apparatus according to claim 1, wherein the number of PCIe relay modules is one or more, and one or more SFP + modules are connected to each PCIe relay module.
9. A data transmission method of the optical fiber-based PCIe data transmission apparatus as recited in any one of claims 1 to 8, for transmitting a reset signal and a data signal to one or more PCIe devices through an optical fiber, said method comprising:
s1, acquiring the reset signal and the data signal;
s2, transmitting the reset signal to an SFP + module of the device;
s3, transmitting the data signal to the first port of the PCIe exchange module of the device, wherein the number of the first port is one or more;
s4, the first port distributes the data signal to the second ports of the PCIe switching module, the number of the second ports is one or more;
s5, the second port transmits the data signal to a PCIe relay module connected with the device;
s6, the PCIe relay module performs pre-emphasis processing and de-emphasis processing on the data signal, and distributes the processed data signal to the SFP + module;
s7, the SFP + module sends the reset signal and the processed data signal to the PCIe device through an optical fiber.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910508379.XA CN110278032B (en) | 2019-06-11 | 2019-06-11 | PCIe data transmission device and method based on optical fiber |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910508379.XA CN110278032B (en) | 2019-06-11 | 2019-06-11 | PCIe data transmission device and method based on optical fiber |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110278032A CN110278032A (en) | 2019-09-24 |
| CN110278032B true CN110278032B (en) | 2021-03-09 |
Family
ID=67962064
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910508379.XA Active CN110278032B (en) | 2019-06-11 | 2019-06-11 | PCIe data transmission device and method based on optical fiber |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110278032B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110929463A (en) * | 2019-11-08 | 2020-03-27 | 苏州浪潮智能科技有限公司 | 8G/8Port half-high and half-long optical fiber card |
| CN112822129A (en) * | 2021-02-05 | 2021-05-18 | 井芯微电子技术(天津)有限公司 | PCIe switching equipment |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201465109U (en) * | 2008-09-08 | 2010-05-12 | 徐欣 | High-speed data acquisition card based on optical fibers and PCI-E |
| US7804852B1 (en) * | 2003-01-24 | 2010-09-28 | Douglas Durham | Systems and methods for definition and use of a common time base in multi-protocol environments |
| CN202889405U (en) * | 2012-10-19 | 2013-04-17 | 上海联影医疗科技有限公司 | Prolongation system of PCIe interface |
| CN103414521A (en) * | 2013-08-29 | 2013-11-27 | 成都成电光信科技有限责任公司 | Optical fiber data card based on PCI-EXPRESS interface power supply |
| CN104102606A (en) * | 2014-07-16 | 2014-10-15 | 山东超越数控电子有限公司 | Method for transmitting PCI (peripheral component interconnect)-EXPRESS signals over long distances |
| CN205068380U (en) * | 2015-10-29 | 2016-03-02 | 成都新易盛通信技术股份有限公司 | 100G high -speed transmission CFP encapsulation cable module |
| CN106953693A (en) * | 2017-05-18 | 2017-07-14 | 中国工程物理研究院应用电子学研究所 | A kind of remote measuring and controlling system based on fiber optic communication |
| CN108062055A (en) * | 2017-12-29 | 2018-05-22 | 陕西海泰电子有限责任公司 | A kind of PXIe controllers remote control system and method based on optical fiber |
| CN108234262A (en) * | 2017-12-28 | 2018-06-29 | 中国电子科技集团公司第三十研究所 | A kind of data/address bus based on optical fiber transmission extends device and method |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104022828B (en) * | 2014-05-16 | 2016-07-06 | 天津大学 | A kind of optical fiber data transmission method based on asynchronous communication model |
| KR102345720B1 (en) * | 2015-06-15 | 2022-01-03 | 한국전자통신연구원 | Sata host bus adaptor using light signal and method for connecting sata storage using the same |
| WO2017031126A1 (en) * | 2015-08-17 | 2017-02-23 | Brocade Communications Systems, Inc. | Pci express connected network switch |
| CN109462436B (en) * | 2018-12-27 | 2021-02-09 | 新华三技术有限公司 | Test board, signal transmission method and test system |
-
2019
- 2019-06-11 CN CN201910508379.XA patent/CN110278032B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7804852B1 (en) * | 2003-01-24 | 2010-09-28 | Douglas Durham | Systems and methods for definition and use of a common time base in multi-protocol environments |
| CN201465109U (en) * | 2008-09-08 | 2010-05-12 | 徐欣 | High-speed data acquisition card based on optical fibers and PCI-E |
| CN202889405U (en) * | 2012-10-19 | 2013-04-17 | 上海联影医疗科技有限公司 | Prolongation system of PCIe interface |
| CN103414521A (en) * | 2013-08-29 | 2013-11-27 | 成都成电光信科技有限责任公司 | Optical fiber data card based on PCI-EXPRESS interface power supply |
| CN104102606A (en) * | 2014-07-16 | 2014-10-15 | 山东超越数控电子有限公司 | Method for transmitting PCI (peripheral component interconnect)-EXPRESS signals over long distances |
| CN205068380U (en) * | 2015-10-29 | 2016-03-02 | 成都新易盛通信技术股份有限公司 | 100G high -speed transmission CFP encapsulation cable module |
| CN106953693A (en) * | 2017-05-18 | 2017-07-14 | 中国工程物理研究院应用电子学研究所 | A kind of remote measuring and controlling system based on fiber optic communication |
| CN108234262A (en) * | 2017-12-28 | 2018-06-29 | 中国电子科技集团公司第三十研究所 | A kind of data/address bus based on optical fiber transmission extends device and method |
| CN108062055A (en) * | 2017-12-29 | 2018-05-22 | 陕西海泰电子有限责任公司 | A kind of PXIe controllers remote control system and method based on optical fiber |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110278032A (en) | 2019-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110278032B (en) | PCIe data transmission device and method based on optical fiber | |
| CN111367837B (en) | Data interface board of reconfigurable radar signal processing hardware platform | |
| CN204883525U (en) | External switching card | |
| CN204904151U (en) | Built -in switching card | |
| CN209248436U (en) | A kind of expansion board clamping and server | |
| CN110784259A (en) | PAM 4-based integrated optical module error code tester | |
| CN108199784A (en) | Multifunctional comprehensive avionics tests system | |
| US10566714B2 (en) | High-density small form-factor pluggable module, housing, and system | |
| CN106997224A (en) | Hard disk subrack and server | |
| CN109039955A (en) | A kind of storage system based on optical-fibre channel | |
| CN207884633U (en) | Device for avionics collecting test | |
| CN110362433A (en) | The system for being able to carry out multiplex roles test | |
| CN213582152U (en) | PCIE signal bit width automatic switching device of desktop and server system | |
| CN209248518U (en) | A kind of solid state hard disk expansion board clamping and server | |
| CN110580205A (en) | System capable of multi-interface test | |
| CN106681952A (en) | Backboard and signal transmission method and system | |
| CN208316743U (en) | A kind of PHY card and network transmission device | |
| CN213586010U (en) | Video output card and card insertion type video splicing processing equipment | |
| CN112399175B (en) | Test platform of ARINC818 daughter card | |
| CN103825757A (en) | Management port connection method of Ether passive optical network system | |
| CN214151682U (en) | FC simulation test device based on PCIE interface | |
| CN217467579U (en) | Server directly links backplate and hard disk signal identification transmission device | |
| CN213934875U (en) | Mass data's quick uninstallation equipment | |
| CN104063349B (en) | System middle back plate and method for realizing data transmission | |
| CN220440845U (en) | Service port expansion board card based on ATCA architecture |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220110 Address after: 230026 Jinzhai Road, Baohe District, Hefei, Anhui Province, No. 96 Patentee after: University of Science and Technology of China Patentee after: Cao Ping Patentee after: An Qi Address before: 230026 Jinzhai Road, Baohe District, Hefei, Anhui Province, No. 96 Patentee before: University of Science and Technology of China |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20221026 Address after: C1407, Material Research Building, East District, University of Science and Technology of China, No. 96, Jinzhai Road, Baohe District, Hefei, Anhui, 230026 Patentee after: Cao Ping Patentee after: An Qi Address before: 230026 Jinzhai Road, Baohe District, Hefei, Anhui Province, No. 96 Patentee before: University of Science and Technology of China Patentee before: Cao Ping Patentee before: An Qi Effective date of registration: 20221026 Address after: 102-B3, Embedded R&D Building, Advanced Technology Research Institute, University of Science and Technology of China, No. 5089, West Wangjiang Road, High tech Zone, Hefei, Anhui, 230094 Patentee after: Hefei Zhongke Caixiang Technology Co.,Ltd. Address before: C1407, Material Research Building, East District, University of Science and Technology of China, No. 96, Jinzhai Road, Baohe District, Hefei, Anhui, 230026 Patentee before: Cao Ping Patentee before: An Qi |