CN110047925B - 一种半导体开关器件 - Google Patents

一种半导体开关器件 Download PDF

Info

Publication number
CN110047925B
CN110047925B CN201910377121.0A CN201910377121A CN110047925B CN 110047925 B CN110047925 B CN 110047925B CN 201910377121 A CN201910377121 A CN 201910377121A CN 110047925 B CN110047925 B CN 110047925B
Authority
CN
China
Prior art keywords
layer
substrate
beta
trap layer
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910377121.0A
Other languages
English (en)
Other versions
CN110047925A (zh
Inventor
陈海峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian University of Posts and Telecommunications
Original Assignee
Xian University of Posts and Telecommunications
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian University of Posts and Telecommunications filed Critical Xian University of Posts and Telecommunications
Priority to CN201910377121.0A priority Critical patent/CN110047925B/zh
Publication of CN110047925A publication Critical patent/CN110047925A/zh
Application granted granted Critical
Publication of CN110047925B publication Critical patent/CN110047925B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

本发明涉及半导体技术领域,具体涉及一种半导体开关器件,该开关器件包括衬底、形成在衬底上的n型硅衬底区、形成在衬底区上的多陷阱层、形成在多陷阱层上的β‑Ga2O3层、设在β‑Ga2O3的控制极C以及设在衬底两侧面的漏极D和源极S。其中,该开关器件的多陷阱层由Si和β‑Ga2O3掺杂形成的多陷阱层,该多陷阱层中的多个陷阱作为复合中心,可以复合硅沟道中传输的载流子,提高该半导体器件的关断速度,以此实现快速关断的效果。

Description

一种半导体开关器件
技术领域
本发明涉及半导体技术领域,具体涉及一种半导体开关器件。
背景技术
半导体β-Ga2O3材料具有宽禁带,具有很高的击穿电场强度,在半导体功率器件上具有很好的应用前景。但是,由于该材料的迁移率非常低,因此阻碍了其在高频半导体器件方面的利用。如何将通过新的工作结构和器件原理来利用氧化镓优点来设计新的半导体器件,已经成为一个亟需解决的技术难点。
发明内容
为了解决现有技术中采用β-Ga2O3材料制成的半导体迁移率低的技术问题,本申请提供一种半导体开关器件,具体包括以下技术方案:
一种半导体开关器件,包括:
衬底;
形成在所述衬底上的n型硅衬底区;
形成在所述衬底区上的多陷阱层,所述多陷阱层为Si掺杂β-Ga2O3形成,其包括多个陷阱;
形成在所述多陷阱层上的β-Ga2O3层;
所述β-Ga2O3层设有第一金属层,形成控制极C;
所述衬底的两侧面分别设有第二金属层和第三金属层,形成漏极D和源极S。
其中,所述衬底为二氧化硅材料。
依据上述实施例的半导体开关器件,在衬底区上设有一层由Si和β-Ga2O3掺杂形成的多陷阱层,该多陷阱层中的多个陷阱作为复合中心,可以复合硅沟道中传输的载流子,提高该半导体器件的关断速度,以此实现快速关断的效果。
附图说明
图1为本申请实施例的半导体开关器件结构示意图;
图2为本申请实施例开关器件工作时漏极电压VD和漏极电流ID变化曲线图。
具体实施方式
下面通过具体实施方式结合附图对本发明作进一步详细说明。其中不同实施方式中类似元件采用了相关联的类似的元件标号。在以下的实施方式中,很多细节描述是为了使得本申请能被更好的理解。然而,本领域技术人员可以毫不费力的认识到,其中部分特征在不同情况下是可以省略的,或者可以由其他元件、材料、方法所替代。在某些情况下,本申请相关的一些操作并没有在说明书中显示或者描述,这是为了避免本申请的核心部分被过多的描述所淹没,而对于本领域技术人员而言,详细描述这些相关操作并不是必要的,他们根据说明书中的描述以及本领域的一般技术知识即可完整了解相关操作。
实施例一:
请参考图1,本实施例提供一种半导体开关器件,该器件包括二氧化硅衬底1,在该衬底1上设有n型硅衬底区2,在n型硅衬底区2上设有一层由Si和β-Ga2O3掺杂形成的多陷阱层5,该多陷阱层中的多个陷阱作为复合中心,可以复合硅沟道中传输的载流子,提高该半导体器件的关断速度。在该多陷阱层5上设有一层纯β-Ga2O3层6,在纯β-Ga2O3层6上设有第一金属层,该第一金属层7形成半导体的控制极C。另外,在衬底1的两侧面分别设有第二金属层3和第三金属层4,分别形成半导体开关器件的漏极D和源极S。其中,多陷阱层5的电子迁移率大于纯β-Ga2O3层的电子迁移率。
请参考图2,工作时,该半导体的源极S接地,在其漏极D加一正电压VD,则n型硅衬底区2中电子将流向漏极D,形成了漏极电流ID。当漏极电压VD继续增大时,导电电子速度增加,能量升高,漏极电流ID也随之增大。在VD增大的过程中,当在控制极C施加一正电压VC,n型硅衬底区2中的部分高能量电子将流向控制极C,在这个过程中,电子将被多陷阱层5中的陷阱迅速俘获,同时多陷阱层5中的电子迁移率比n型硅衬底区2中的小,因此导致漏极电流ID迅速变小。
当VD继续增大时,硅沟道中的电子能量将变得更大,因此进入多陷阱层5中的电子将更多,同时由于电子能量更高,部分电子将穿过多陷阱层5进入纯β-Ga2O3层6,而纯β-Ga2O3层6中的迁移率较小,因此控制极C端的电流IC开始变大,此时漏极电流ID将变得更小甚至消失。因此,可在控制极C施加的合适电压VC,共同来调节沟道电子进入β-Ga2O3层6的多少。通过以上分析可知,通过控制极C端控制,该半导体器件可实现迅速关断。
以上应用了具体个例对本发明进行阐述,只是用于帮助理解本发明,并不用以限制本发明。对于本发明所属技术领域的技术人员,依据本发明的思想,还可以做出若干简单推演、变形或替换。

Claims (2)

1.一种半导体开关器件,其特征在于,包括:
衬底;
形成在所述衬底上的n型硅衬底区;
形成在所述衬底区上的多陷阱层,所述多陷阱层为Si掺杂β-Ga2O3形成,其包括多个陷阱;
形成在所述多陷阱层上的β-Ga2O3层;
所述β-Ga2O3层设有第一金属层,形成控制极C;
在所述n型硅衬底区的两侧面设有第二金属层和第三金属层,形成漏极D和源极S,其中,所述第二金属层和第三金属层与所述n型硅衬底接触。
2.如权利要求1所述的半导体开关器件,其特征在于,所述衬底为二氧化硅材料。
CN201910377121.0A 2019-05-07 2019-05-07 一种半导体开关器件 Active CN110047925B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910377121.0A CN110047925B (zh) 2019-05-07 2019-05-07 一种半导体开关器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910377121.0A CN110047925B (zh) 2019-05-07 2019-05-07 一种半导体开关器件

Publications (2)

Publication Number Publication Date
CN110047925A CN110047925A (zh) 2019-07-23
CN110047925B true CN110047925B (zh) 2022-02-01

Family

ID=67281185

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910377121.0A Active CN110047925B (zh) 2019-05-07 2019-05-07 一种半导体开关器件

Country Status (1)

Country Link
CN (1) CN110047925B (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1758456A (zh) * 2005-10-18 2006-04-12 南京大学 在β三氧化二镓衬底上生长InGaN/GaN量子阱L ED器件结构的方法
CN104425487A (zh) * 2013-09-10 2015-03-18 株式会社东芝 半导体器件
CN105336789A (zh) * 2015-10-29 2016-02-17 中山大学 一种高质量MIS结构的GaN基场效应晶体管及其制备方法
CN106449419A (zh) * 2016-12-08 2017-02-22 西安电子科技大学 基于Ga2O3材料的U型栅MOSFET及其制备方法
CN106847881A (zh) * 2017-01-23 2017-06-13 西安电子科技大学 金属氧化物半导体场效应晶体管及其制作方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1758456A (zh) * 2005-10-18 2006-04-12 南京大学 在β三氧化二镓衬底上生长InGaN/GaN量子阱L ED器件结构的方法
CN104425487A (zh) * 2013-09-10 2015-03-18 株式会社东芝 半导体器件
CN105336789A (zh) * 2015-10-29 2016-02-17 中山大学 一种高质量MIS结构的GaN基场效应晶体管及其制备方法
CN106449419A (zh) * 2016-12-08 2017-02-22 西安电子科技大学 基于Ga2O3材料的U型栅MOSFET及其制备方法
CN106847881A (zh) * 2017-01-23 2017-06-13 西安电子科技大学 金属氧化物半导体场效应晶体管及其制作方法

Also Published As

Publication number Publication date
CN110047925A (zh) 2019-07-23

Similar Documents

Publication Publication Date Title
CN105720096B (zh) 高电子迁移率晶体管
US9496364B2 (en) Field effect semiconductor component and methods for operating and producing it
TWI445093B (zh) 具有下凹閘極之iii族氮化物元件
US20170338810A1 (en) Transistors having on-chip integrared photon source or photonic-ohmic drain to faciliate de-trapping electrons trapped in deep traps of transistors
US11682722B2 (en) Vertical transistor structure with buried channel and resurf regions and method of manufacturing the same
US8853827B2 (en) Silicon carbide bipolar junction transistor (BJT) having a surface electrode disposed on a surface passivation layer formed at a region between emitter contact and base contact
WO2012082519A1 (en) Transistors with isolation regions
JP6349554B2 (ja) 窒化物半導体装置
JP2007048866A (ja) 窒化物半導体素子
WO2022031465A1 (en) Iii-nitride devices including a depleting layer
CN103715235B (zh) 具有背面场板结构的增强型mis‑hemt器件及其制备方法
US20150155375A1 (en) Gate-controlled p-i-n switch with a charge trapping material in the gate dielectric and a self-depleted channel
DE102011005194A1 (de) Steuerung der Rekombinationsrate in einem bipolaren Halbleiterbauelement
Hu et al. Improved current collapse in recessed AlGaN/GaN MOS-HEMTs by interface and structure engineering
CN108807540B (zh) 沟槽式栅极功率金属氧化物半导体场效应晶体管的结构
CN106920840B (zh) 消除横向绝缘栅双极型晶体管拖尾电流的方法
US20090020834A1 (en) Semiconductor device and manufacturing method thereof
CN105702719B (zh) 具有改进稳定性的功率半导体器件及其生产方法
Li et al. High voltage normally-off GaN MOSC-HEMTs on silicon substrates for power switching applications
CN110534567B (zh) 一种碳化硅门极可关断晶闸管
CN110047925B (zh) 一种半导体开关器件
US10355132B2 (en) Power MOSFETs with superior high frequency figure-of-merit
CN104078494A (zh) 功率半导体设备及其制作方法
US9356592B2 (en) Method of reducing current collapse of power device
WO2018033034A1 (en) Semiconductor device with hybrid channel configuration

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant