CN109887843A - 采用非选择性外延的自对准锗硅hbt器件的制造方法 - Google Patents

采用非选择性外延的自对准锗硅hbt器件的制造方法 Download PDF

Info

Publication number
CN109887843A
CN109887843A CN201910098259.7A CN201910098259A CN109887843A CN 109887843 A CN109887843 A CN 109887843A CN 201910098259 A CN201910098259 A CN 201910098259A CN 109887843 A CN109887843 A CN 109887843A
Authority
CN
China
Prior art keywords
polysilicon
angstroms
manufacturing
silicon oxide
selective epitaxy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910098259.7A
Other languages
English (en)
Other versions
CN109887843B (zh
Inventor
周正良
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN201910098259.7A priority Critical patent/CN109887843B/zh
Publication of CN109887843A publication Critical patent/CN109887843A/zh
Priority to US16/727,330 priority patent/US20200251572A1/en
Application granted granted Critical
Publication of CN109887843B publication Critical patent/CN109887843B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66242—Heterojunction transistors [HBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02576—N-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02595—Microstructure polycrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02658—Pretreatments
    • H01L21/02661—In-situ cleaning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1004—Base region of bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
    • H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table further characterised by the doping material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/737—Hetero-junction transistors
    • H01L29/7371—Vertical transistors
    • H01L29/7375—Vertical transistors having an emitter comprising one or more non-monocrystalline elements of group IV, e.g. amorphous silicon, alloys comprising group IV elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/737—Hetero-junction transistors
    • H01L29/7371—Vertical transistors
    • H01L29/7378—Vertical transistors comprising lattice mismatched active layers, e.g. SiGe strained layer transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Bipolar Transistors (AREA)

Abstract

本发明公开了一种采用非选择性外延的自对准锗硅HBT器件的制造方法，其中低温锗硅选择性外延，可以在很大的范围内形成所需的锗浓度，掺杂硼百分比和碳浓度，而选择性外延，由于不同的掺杂比会影响外延生长的选择性，这样在器件研发时多次实验才能得到所需的杂质分布，对研发进度造成压力。同时，本发明的方法在外基区采用选择性外延，淀积层可以是单晶或多晶，工艺复杂度较低，器件性能优越。

Description

采用非选择性外延的自对准锗硅HBT器件的制造方法
技术领域
本发明涉及半导体集成电路领域，特别是一种采用非选择性外延的自对准锗硅HBT器件的制造方法。
背景技术
采用P型多晶硅抬高外基区，发射极和外基区之间采用内侧墙的自对准器件结构，可以同时降低基极电阻和基极-集电极电容，这样的锗硅异质结双极型三极管(HBT)器件可以得到大于300GHz的最高振荡频率fmax，其性能可以和III-V器件相当，被广泛用于光通信和毫米波应用。
SiGe HBT器件采用较小能带宽度的掺有杂质硼的锗硅碳合金为基极，由于发射极和基极有能带差，可以在保证同样的直流电流放大倍数HFE时采用较高的基区掺杂，从而得到较高的fmax。
基极电阻包括外基区电阻和本征基区电阻(发射极下的电阻)，是提升fmax的重要的参数，要降低基极电阻，要尽可能提高基区的掺杂浓度，及降低发射极窗口和侧墙的宽度。
锗硅HBT的截止频率fT和最高振荡频率由以下公式表征：
现有技术都用选择性外延来形成自对准的锗硅HBT器件，结合图1-3所示，工艺流程如下：在形成集电极后，淀积SiO2(二氧化硅)/poly(重掺硼多晶硅)/SiO2/SiN(氮化硅)/SiO2叠层，然后打开发射极窗口，干法刻蚀停在底层SiO2上，如图1所示。
湿法刻蚀和清洗后，选择性外延(只在有源区和多晶硅区)生长锗硅，然后淀积介质和反刻形成内侧墙，如图2所示。
湿法刻蚀和清洗后，淀积重掺砷多晶硅，然后刻蚀发射极和基极多晶硅形成发射极和基极，如图3所示。
这一工艺方法需要做选择性锗硅外延，集成方案较简单，但在器件横向尺寸逐步降低的情况下，要得到无缺陷的锗硅外延层有挑战。
发明内容
本申请所要解决的技术问题是，提供一种采用非选择性外延的自对准锗硅HBT器件的工艺方法，能够在器件横向尺寸逐步降低的情况下，得到无缺陷的锗硅外延层。
为了解决上述技术问题，本发明公开了一种采用非选择性外延的自对准锗硅HBT器件的制造方法，包括以下步骤：
步骤一，光刻和刻蚀形成锗硅外延窗口，用低温非选择性外延形成锗硅层，然后淀积氧化硅-多晶硅-氧化硅叠层；
步骤二，用牺牲发射极窗口光刻和干法刻蚀，停在锗硅外延层上，窗口只打开外基区；
步骤三，淀积多晶硅并覆盖整个芯片表面和侧面，再淀积平坦化的有机介质，之后回刻有机介质和多晶硅；
步骤四，淀积氧化硅，并淀积平坦化的有机介质，之后回刻有机介质和氧化硅；
步骤五，刻蚀多晶硅，将外基区以外的多晶硅去除；
步骤六，淀积氧化硅并回刻形成内侧墙；
步骤七，湿法刻蚀和清洗后，淀积重掺砷多晶硅然后刻蚀多晶硅形成发射极；
步骤八，光刻和干法刻蚀基极多晶硅，然后淀积氧化硅并回刻形成发射极多晶硅侧墙。
较佳地，步骤一中，氧化硅-多晶硅-氧化硅叠层的厚度分别为：200埃、2000埃和500～800埃。
较佳地，所述步骤三中，淀积多晶硅的厚度为500埃。
较佳地，所述步骤三中，回刻有机介质和多晶硅，直到多晶硅的高度比牺牲发射极窗口多晶硅低1000埃以上。
较佳地，所述步骤四中，第一次淀积氧化硅厚度为500埃以上，有机介质厚度在2000埃。
较佳地，所述步骤四中，回刻时去除有机介质和氧化硅，露出多晶硅表面。
较佳地，所述步骤五中，干法刻蚀去除多晶硅，并停在氧化硅上。
较佳地，步骤六中淀积氧化硅的厚度为500埃。
较佳地，步骤六中淀积重掺砷多晶硅的厚度为800～1200埃。
本发明采用非选择性的低温锗硅外延生长，在形成牺牲发射极窗口后淀积多晶硅，经过多次介质层淀积和回刻，形成抬高的外基区多晶硅侧墙，最终形成发射极多晶硅和基区多晶硅由侧墙隔离的自对准器件；和现有技术相比，用普通炉管多晶硅代替选择性生长的外基区多晶硅，这样就省去了使用选择性外延这步相对芯片制造厂较特殊的工艺，更适合量产。
附图说明
图1-3是现有技术形成非选择性锗硅外延的自对准HBT的主要步骤示意图。
图4是本发明的方法中淀积氧化硅-多晶硅-氧化硅叠层示意图。
图5是本发明的方法中牺牲发射极窗口光刻和干法刻蚀后的器件示意图。
图6-7是本发明的方法中淀积多晶硅再淀积平坦化的有机介质，之后回刻有机介质和多晶硅后的器件示意图。
图8-10是本发明的方法中淀积氧化硅并淀积平坦化的有机介质，之后回刻有机介质、氧化硅和多晶硅后的器件示意图。
图11是本发明方法中淀积氧化硅并回刻形成内侧墙后的器件示意图。
图12是本发明方法中淀积重掺砷多晶硅然后刻蚀多晶硅形成发射极后的器件示意图。
图13是使用本发明的方法最终完成的HBT器件示意图。
附图标记说明
1 氧化硅-多晶硅-氧化硅叠层 2 多晶硅
3 平坦化有机介质 4 氧化硅
5 内侧墙
具体实施方式
下文公开了本发明的具体实施例；但是，应该理解的是，公开的实施例仅为本发明的示例，它们可以采用各种形式实施。因此，在此所公开的具体结构和功能细节不应解释为具有限制性。进一步地，本文中使用的名词和术语不是限制性的；而是提供对本发明的可理解描述。通过结合附图来考虑以下描述将能更好地理解本发明，其中相同参考数字代表相同的含义。这些附图不是按比例绘制。
本发明的采用非选择性外延的自对准锗硅HBT器件的制造方法一较佳实施例的步骤如下：
步骤一，如图4所示，光刻和刻蚀形成锗硅外延窗口，用低温非选择性外延形成锗硅层，然后淀积氧化硅-多晶硅-氧化硅叠层；本实施例中，氧化硅-多晶硅-氧化硅叠层1的厚度分别为：200埃、2000埃和500～800埃。
步骤二，如图5所示，用牺牲发射极窗口光刻和干法刻蚀，停在锗硅外延层上，窗口只打开外基区。
步骤三，如图6-图7所示，淀积多晶硅2并覆盖整个芯片表面和侧面，再淀积平坦化的有机介质3，之后回刻有机介质和多晶硅；本实施例中，淀积多晶硅2的厚度为500埃，回刻有机介质3和多晶硅2直到多晶硅的高度比牺牲发射极窗口多晶硅低1000埃以上。
步骤四，淀积氧化硅4，并淀积平坦化的有机介质3，之后回刻有机介质3和氧化硅4，以及多晶硅，如图8-图10所示。
图8-图9所示，先淀积一层氧化硅，厚度在500～1000埃，用于后续器件发射极和基极之间的隔离；再淀积一层厚度在2000埃左右的平坦化的有机介质；之后回刻有机介质和氧化硅，有机介质需要用干法刻蚀，氧化硅则可以用干法刻蚀，或者用干法和湿法结合的刻蚀，将多晶硅顶上的氧化硅刻蚀掉。
步骤五，如图10所示，用干法刻蚀将多晶硅去除，停在叠层底部的氧化硅上。
步骤六，如图11所示，淀积氧化硅4并回刻形成内侧墙5；本实施例中，淀积氧化硅的厚度为500埃。
步骤七，湿法刻蚀和清洗后，淀积重掺砷多晶硅然后刻蚀多晶硅形成发射极，如图12所示；本实施例中，淀积重掺砷多晶硅为800埃～1200埃。
步骤八，光刻和干法刻蚀基极多晶硅，然后淀积氧化硅并回刻形成发射极多晶硅侧墙，如图13所示。
本发明的方法可很简单地和现有的CMOS工艺集成，并且所用的单项工艺都是半导体制造厂成熟工艺，如非选择性锗硅低温外延，有机介质淀积和回刻等，很容易形成适合大规模量产的工艺流程。其中低温锗硅选择性外延，可以在很大的范围内形成所需的锗浓度，掺杂硼百分比和碳浓度，而选择性外延，由于不同的掺杂比会影响外延生长的选择性，这样在器件研发时多次实验才能得到所需的杂质分布，对研发进度造成压力。同时，本发明的方法在外基区采用选择性外延，淀积层可以是单晶或多晶，工艺复杂度较低，器件性能优越。
此外，需要说明的是，除非特别说明或者指出，否则说明书中的术语“第一”、“第二”、“第三”等描述仅仅用于区分说明书中的各个组件、元素、步骤等，而不是用于表示各个组件、元素、步骤之间的逻辑关系或者顺序关系等。
以上通过具体实施方式和实施例对本发明进行了详细的说明，但这些并非构成对本发明的限制。在不脱离本发明原理的情况下，本领域的技术人员还可做出许多变形和改进，这些也应视为本发明的保护范围。

Claims (9)

1.一种采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，包括以下步骤：
步骤一，在形成集电极后，光刻和刻蚀形成锗硅外延窗口，用低温非选择性外延形成锗硅层，然后淀积氧化硅-多晶硅-氧化硅叠层；
步骤二，用牺牲发射极窗口光刻和干法刻蚀，停在锗硅外延层上，窗口只打开外基区；
步骤三，淀积多晶硅并覆盖整个芯片表面和侧面，再淀积平坦化的有机介质，之后回刻有机介质和多晶硅；
步骤四，淀积氧化硅，并淀积平坦化的有机介质，之后回刻有机介质和氧化硅；
步骤五，刻蚀多晶硅，将外基区以外的多晶硅去除；
步骤六，淀积氧化硅并回刻形成内侧墙；
步骤七，湿法刻蚀和清洗后，淀积重掺砷多晶硅然后刻蚀多晶硅形成发射极；
步骤八，光刻和干法刻蚀基极多晶硅，然后淀积氧化硅并回刻形成发射极多晶硅侧墙。
2.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，步骤一中，氧化硅-多晶硅-氧化硅叠层的厚度分别为：200埃、2000埃和500～800埃。
3.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，所述步骤三中，淀积多晶硅的厚度为500埃。
4.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，所述步骤三中，回刻有机介质和多晶硅，直到多晶硅的高度比牺牲发射极窗口多晶硅低1000埃以上。
5.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，所述步骤四中，淀积氧化硅厚度为500埃以上，有机介质厚度在2000埃。
6.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，所述步骤四中，回刻时去除有机介质和氧化硅，露出多晶硅表面。
7.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，所述步骤五中，干法刻蚀去除多晶硅，并停在氧化硅上。
8.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，步骤六中淀积氧化硅的厚度为500埃。
9.如权利要求1所述的采用非选择性外延的自对准锗硅HBT器件的制造方法，其特征在于，步骤七中淀积重掺砷多晶硅的厚度为800～1200埃。
CN201910098259.7A 2019-01-31 2019-01-31 采用非选择性外延的自对准锗硅hbt器件的制造方法 Active CN109887843B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201910098259.7A CN109887843B (zh) 2019-01-31 2019-01-31 采用非选择性外延的自对准锗硅hbt器件的制造方法
US16/727,330 US20200251572A1 (en) 2019-01-31 2019-12-26 Method for manufacturing self-aligned sige hbt device by nonselective epitaxy

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910098259.7A CN109887843B (zh) 2019-01-31 2019-01-31 采用非选择性外延的自对准锗硅hbt器件的制造方法

Publications (2)

Publication Number Publication Date
CN109887843A true CN109887843A (zh) 2019-06-14
CN109887843B CN109887843B (zh) 2022-03-08

Family

ID=66927637

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910098259.7A Active CN109887843B (zh) 2019-01-31 2019-01-31 采用非选择性外延的自对准锗硅hbt器件的制造方法

Country Status (2)

Country Link
US (1) US20200251572A1 (zh)
CN (1) CN109887843B (zh)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030183819A1 (en) * 2002-04-01 2003-10-02 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20050012180A1 (en) * 2003-07-01 2005-01-20 International Business Machines Corporation Bipolar transistor self-alignment with raised extrinsic base extension and methods of forming same
CN101278402A (zh) * 2005-09-30 2008-10-01 Nxp股份有限公司 具有双极晶体管的半导体器件和制造这种器件的方法
CN102097315A (zh) * 2009-12-15 2011-06-15 上海华虹Nec电子有限公司 实现硅锗异质结晶体管基区窗口的方法
CN102569371A (zh) * 2010-12-15 2012-07-11 上海华虹Nec电子有限公司 BiCMOS工艺中的垂直寄生型PNP三极管及制造方法
CN104425244A (zh) * 2013-08-20 2015-03-18 上海华虹宏力半导体制造有限公司 锗硅异质结双极型晶体管制造方法
US20180323293A1 (en) * 2016-05-02 2018-11-08 Infineon Technologies Dresden Gmbh Method for manufacturing a bipolar junction transistor

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030183819A1 (en) * 2002-04-01 2003-10-02 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20050012180A1 (en) * 2003-07-01 2005-01-20 International Business Machines Corporation Bipolar transistor self-alignment with raised extrinsic base extension and methods of forming same
CN101278402A (zh) * 2005-09-30 2008-10-01 Nxp股份有限公司 具有双极晶体管的半导体器件和制造这种器件的方法
CN102097315A (zh) * 2009-12-15 2011-06-15 上海华虹Nec电子有限公司 实现硅锗异质结晶体管基区窗口的方法
CN102569371A (zh) * 2010-12-15 2012-07-11 上海华虹Nec电子有限公司 BiCMOS工艺中的垂直寄生型PNP三极管及制造方法
CN104425244A (zh) * 2013-08-20 2015-03-18 上海华虹宏力半导体制造有限公司 锗硅异质结双极型晶体管制造方法
US20180323293A1 (en) * 2016-05-02 2018-11-08 Infineon Technologies Dresden Gmbh Method for manufacturing a bipolar junction transistor

Also Published As

Publication number Publication date
CN109887843B (zh) 2022-03-08
US20200251572A1 (en) 2020-08-06

Similar Documents

Publication Publication Date Title
US20060231924A1 (en) Bipolar transistor structure with self-aligned raised extrinsic base and methods
US9029229B2 (en) Semiconductor device and method of forming the device by forming monocrystalline semiconductor layers on a dielectric layer over isolation regions
US9583569B2 (en) Profile control over a collector of a bipolar junction transistor
US8525293B2 (en) Bipolar transistor with raised extrinsic self-aligned base using selective epitaxial growth for BiCMOS integration
US9231089B2 (en) Formation of an asymmetric trench in a semiconductor substrate and a bipolar semiconductor device having an asymmetric trench isolation region
CN101359682A (zh) 自对准抬升外基区双极或异质结双极晶体管及其制备方法
US8377788B2 (en) SiGe heterojunction bipolar transistor and method of forming a SiGe heterojunction bipolar transistor
US10068997B1 (en) SiGe heterojunction bipolar transistor with crystalline raised base on germanium etch stop layer
US9064886B2 (en) Heterojunction bipolar transistor having a germanium extrinsic base utilizing a sacrificial emitter post
CN102683395B (zh) 自对准抬升外基区锗硅异质结双极晶体管及其制备方法
CN109887843A (zh) 采用非选择性外延的自对准锗硅hbt器件的制造方法
US6869852B1 (en) Self-aligned raised extrinsic base bipolar transistor structure and method
CN108257868A (zh) 采用非选择性外延的自对准锗硅hbt器件的工艺方法
CN102683401B (zh) 自对准抬升外基区锗硅异质结双极晶体管及其制备方法
CN109887996A (zh) 自对准锗硅hbt器件的制造方法
CN109817522B (zh) 锗硅异质结双极型三极管器件的制造方法
US20070284674A1 (en) Porous silicon for isolation region formation and related structure
CN102054689A (zh) SiGe异质结双极晶体管的制作方法
US20140264457A1 (en) Heterojunction Bipolar Transistor having a Germanium Raised Extrinsic Base
CN108257867A (zh) 采用非选择性外延的自对准锗硅hbt器件的制造方法
CN102683400B (zh) 自对准抬升外基区锗硅异质结双极晶体管及其制备方法
JP2011204848A (ja) シリコンゲルマニウムトランジスタの製造方法
CN102664190B (zh) 嵌入式外延外基区双极晶体管及其制备方法
CN104425577A (zh) 自对准锗硅异质结双极型三极管器件及其制造方法
US20080203536A1 (en) Bipolar transistor using selective dielectric deposition and methods for fabrication thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant