CN109727860A - A method of preparing silicon carbide superjunction diode - Google Patents

A method of preparing silicon carbide superjunction diode Download PDF

Info

Publication number
CN109727860A
CN109727860A CN201711041101.3A CN201711041101A CN109727860A CN 109727860 A CN109727860 A CN 109727860A CN 201711041101 A CN201711041101 A CN 201711041101A CN 109727860 A CN109727860 A CN 109727860A
Authority
CN
China
Prior art keywords
silicon carbide
etching
diode
preparing
superjunction diode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201711041101.3A
Other languages
Chinese (zh)
Inventor
郑柳
杨霏
张文婷
吴昊
桑玲
李嘉琳
李玲
李永平
刘瑞
王嘉铭
田亮
查祎英
钮应喜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
State Grid Zhejiang Electric Power Co Ltd
Global Energy Interconnection Research Institute
Original Assignee
State Grid Corp of China SGCC
Global Energy Interconnection Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, Global Energy Interconnection Research Institute filed Critical State Grid Corp of China SGCC
Priority to CN201711041101.3A priority Critical patent/CN109727860A/en
Priority to PCT/CN2018/120138 priority patent/WO2019086049A1/en
Publication of CN109727860A publication Critical patent/CN109727860A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/47Schottky barrier electrodes

Abstract

The present invention provides a kind of methods for preparing silicon carbide superjunction diode, and described method includes following steps: 1) cleaning sic material 2) in the mask layer 13 of 12 upper surface of epitaxial film preparation etching silicon carbide;3) it is patterned on mask layer 13 and prepares patterned exposure mask 14, it is rear to carry out silicon carbide etching groove;4) secondary epitaxy growth, growing silicon carbide film 16 are carried out;5) be carbonized silicon etching or chemically mechanical polishing, carries out other technique processing afterwards, obtains silicon carbide superjunction diode 26.Preparation method of the present invention forms super-junction structure in the drift region of silicon carbide diode by secondary epitaxy technology, utilize charge balance concept, so that device voltage endurance capability is only related with drift region thickness, it is unrelated with drift doping concentration, drift doping concentration greatly improved, two kinds of hole, electronics carriers participation conductions are introduced, the on state resistance of silicon carbide diode is greatly reduced, reduces device on-state loss.

Description

A method of preparing silicon carbide superjunction diode
Technical field
The present invention provides a kind of preparation methods of semiconductor devices, and in particular to a kind of to be prepared using secondary epitaxy technology The method of silicon carbide superjunction diode.
Background technique
Carbofrax material is with band gap is wide, disruptive field intensity is high, thermal conductivity is high, saturated electrons migration rate is high, physical chemistry The characteristics such as performance stabilization, are applicable to high temperature, high frequency, high-power and extreme environment.Silicon carbide diode is sufficiently to realize already The silicon carbide device of commercialization.
Silicon carbide diode has monopole type device and bipolar device two major classes at present, and monopole type device is in working condition down Only a kind of device of current-carrying subconductivity, such as: Schottky diode, junction barrier schottky diode etc.;Bipolar device is There are two types of the devices of current-carrying subconductivity in the operating condition, such as: PiN diode.Monopole type device cut-in voltage is small, deficiency It is in when preparing high tension apparatus, drift layer thickness increases therewith, and on state resistance is caused to increase, and device on-state loss is larger;It is double There is polar form device the conductivity modulation effect of few son can reduce on state resistance, but due to the self-built potential difference of the PN junction of silicon carbide Larger, cut-in voltage is up to 3V, has also resulted in biggish on-state loss.
Summary of the invention
The object of the present invention is to provide a kind of method for preparing silicon carbide superjunction diode, this method passes through secondary epitaxy Technology forms super-junction structure in the drift region of silicon carbide diode, using charge balance concept so that device voltage endurance capability only with Drift region thickness is related, unrelated with drift doping concentration, can greatly improve drift doping concentration in device preparation, and Two kinds of hole, electronics carriers participation conductions are introduced, silicon carbide diode, especially SiC schottky diode are substantially reduced The on state resistance of equal unipolar devices, reduces device on-state loss.
To achieve the goals above, the present invention takes following technical scheme:
A method of silicon carbide superjunction diode being prepared, described method includes following steps:
1) cleaning sic material
2) in the mask layer 13 of 12 upper surface of epitaxial film preparation etching silicon carbide;
3) it is patterned on mask layer 13 after preparing patterned exposure mask 14, carries out silicon carbide etching groove;
4) secondary epitaxy growth, growing silicon carbide film 16 are carried out;
5) light after carbonization silicon etching or chemical machinery are thrown, carries out other technique processing, obtains silicon carbide superjunction diode 26.
Preferably, the carbofrax material includes the 4H-SiC or 6H-SiC of N-shaped or p-type, 12 thickness 0.1 of epitaxial film μm -500 μm, 1 × 1013~1 × 1021cm-3 of doping concentration.
Preferably, the cleaning includes the following steps:
A, carbofrax material is placed on the bracket after cleaning, drying, with 250 DEG C of sulfuric acid and hydrogen peroxide mixed solution After cleaning 15min, hot water injection;
B, bracket is put into the mixed solution of ammonium hydroxide, hydrogen peroxide and deionized water after 15min, hot water injection;
C, bracket is put into the mixed solution of hydrochloric acid, hydrogen peroxide and deionized water after 15min, hot water injection;
D, with after 10% 5~10min of hydrofluoric acid treatment, 20min is rinsed with deionized water.
Preferably, the ratio of sulfuric acid and hydrogen peroxide is 3:1 in the sulfuric acid and hydrogen peroxide mixed solution;The ammonium hydroxide, dioxygen Water and the ratio of deionized water are 1:1:5~1:1:7;The ratio of the hydrochloric acid, hydrogen peroxide and deionized water is 1:1:5.
Preferably, the mask layer 13 includes silicon, silicon oxide compound, silicon-nitrogen compound, metal simple-substance single-layer or multi-layer Laminated film, every layer film with a thickness of 0.001-200 μm.
Preferably, the silicon oxide compound includes BET specific surface area (㎡/g) it is that 110~280, tap density (g/l) is 110~290, drying loss (%) is 0.01~2, loss on ignition (%) is 0.1~4.0, pH3~7, carbon content (%) 0.5~4 Silica.
Preferably, the silica includes to pyrogenic silica and-[O-Si (R2)】nThe poly- silicon of ring-type of type is supported Alkane reacts obtained silanized silica and carries out structurally-modified silica obtained;The R is the alkyl of C1~C6 Group;The n is 3~9;It is described it is structurally-modified include being ground in ball mill.
Preferably, the patterned figure includes selecting from interdigital structure, parallel strip, circular ring shape and square mesa One or more of figures out, the dimension of picture are 0.01 μm of -50cm.
Preferably, the etching depth of the silicon carbide etching groove is 0.001 μm of -50cm.
Preferably, the preparation method includes secondary epitaxy growth;The secondary epitaxy growth includes carrying out p-type or N-shaped Silicon carbide epitaxial film 16 is grown, and fills groove;The p-type or N-shaped silicon carbide epitaxial film 16 with a thickness of 0.001 μm- 50cm, doping concentration are 1 × 1013-1 × 1021cm-3.
Preferably, in step 5), the etching or chemically mechanical polishing depth are 0.001 μm of -50cm, should be not more than secondary The p-type of epitaxial growth or the thickness of N-shaped silicon carbide epitaxial film 16.
Preferably, other described techniques include photoetching, etching, film deposition, Ohmic contact, ion implanting and high annealing A variety of microelectronic component processing technologys.
Preferably, the silicon carbide superjunction diode includes SiC schottky diode (SBD), silicon carbide junction barrier Xiao Special based diode (JBS), silicon carbide mixing PN junction Schottky diode (MPS) and silicon carbide PiN diode.
Compared with the latest prior art, technical solution provided by the invention has following excellent effect:
Preparation method provided by the invention forms superjunction knot in the drift region of silicon carbide diode by secondary epitaxy technology Structure takes full advantage of charge balance concept, keeps device voltage endurance capability only related with drift region thickness, with drift doping concentration without It closes, drift doping concentration greatly improved, and introduce two kinds of hole, electronics carriers participation conductions, greatly reduce carbonization The on state resistance of the unipolar devices such as silicon diode, especially SiC schottky diode reduces device on-state loss.
Detailed description of the invention:
Fig. 1: the flow chart of method provided by the invention;
Fig. 2: the cross-sectional view of carbofrax material provided by the invention;
Fig. 3: the cross-sectional view of the mask layer of carbofrax material surface deposition etching silicon carbide provided by the invention;
Fig. 4: the cross-sectional view of the mask layer of graphical etching silicon carbide provided by the invention;
Fig. 5: the cross-sectional view provided by the invention for carrying out forming sample 23 after carbonization silicon etching;
Fig. 6: provided by the invention by secondary epitaxy technology growth carborundum films 16, the cross section for forming sample 24 shows It is intended to;
Fig. 7: provided by the invention that sample 24 is carried out secondary carbonization silicon etching or chemically-mechanicapolish polished to form super-junction structure 15, obtain the cross-sectional view of sample 25;
Fig. 8: provided by the invention to continue the processing of other techniques, the cross section for forming silicon carbide superjunction diode 26 shows It is intended to.Wherein: 10 carbofrax materials;11 silicon carbide substrates;12 silicon carbide epitaxial films;The mask layer of 13 etching silicon carbides;21 Gained sample after the mask layer of deposit etching silicon carbide;14 patterned mask layers;Gained sample after 22 Patterned masking layers;23 Carry out gained sample after carbonization silicon etching;16 pass through the carborundum films of secondary epitaxy technology growth;24 grooves are filled rear institute Obtain sample 24;After 15 pairs of samples 24 carry out carbonization silicon etching or chemically mechanical polishing, in the super-junction structure that drift region obtains;25 shapes At gained sample after super-junction structure;26 continue other techniques processing gained silicon carbide superjunction diode.
Specific embodiment
A method of silicon carbide superjunction diode being prepared using secondary epitaxy technology, described method includes following steps:
1) cleaning sic material 10, the carbofrax material 10 include substrate 11 and epitaxial film 12, the silicon carbide material Substrate 11 in material 10 is N-shaped 4H-SiC, and thickness is about 380 μm, and n-type doping impurity is nitrogen (N), doping concentration is about 5 × 1018cm-3;Epitaxial film 12 in the carbofrax material 10 is N-shaped 4H-SiC, and thickness is about 12 μm, and n-type doping impurity is Nitrogen (N), doping concentration are about 8 × 1015cm-3
Carbofrax material 10 is cleaned using RCA standard cleaning method, specific cleaning step is as follows:
A, hydrofluoric acid solution (HF:H is prepared2O=1:10);
B, sample holder cleaning, drying are stand-by;
C, it takes silicon carbide sample 10 to be put on bracket, puts well in sequence;
D, match 3# liquid (sulfuric acid: H2O2=3:1), while another container is to boil water;
E, it is boiled and is washed with 3# liquid, 15min is heated to 250 DEG C, has carried bracket slightly cool a moment;
F, bracket is put into hot water, is washed by water;
G, 1# liquid (ammonium hydroxide: H is prepared2O2: H2O=1:1:5-1:1:7), the above two are poured into hot water, heat 75~85 DEG C, 10~20min of time (removes removing heavy-metal impurities using complexing), takes out sample holder, is put into 1# liquid, 15min, taking-up is put Into hot water, bath;
H, 2# liquid (HCl:H is prepared2O2: H2O=1:1:5) the above two are poured into hot water;
I, silicon wafer is taken out, 2# liquid is put into, 15min takes out in putting hot water, bath;
J, 10% 5~10s of HF time removes 10 surface oxide layer of silicon carbide sample;
K, deionized water washing time 20min.
2) in the mask layer 13 of the upper surface of epitaxial film 12 preparation etching silicon carbide, sample 21 is formed, as shown in figure 3, Mask layer 13 is that metal Al is obtained with a thickness of 2 μm using magnetron sputtering technique.
3) it is patterned on the mask layer 13 of etching silicon carbide using photoetching technique, is with photoresist AZ6130, Patterned exposure mask 14 is prepared by lithographic technique, figure is the square of 2 μm of 2 μ m, forms sample 22;
4) silicon carbide etching groove is carried out to sample 22, etching depth is 12 μm, obtains sample 23;
5) trench fill is carried out to sample 23 using secondary epitaxy technology, secondary epitaxy film is p-type silicon carbide, and p-type is mixed Impurity is aluminium (Al), and doping concentration is 1 × 1016cm-3, obtain sample 24;
6) carbonization silicon etching or chemically mechanical polishing being carried out to sample 24, etching or chemically mechanical polishing depth are 12 μm, Super-junction structure 15 is formed, sample 25 is obtained;
7) high temperature tension and annealing, field plate oxide deposition, field plate oxide layer opening, just are successively carried out to sample 25 The techniques processing such as the preparation of face Schottky contact electrode, the preparation of back surface ohmic contacts electrode, obtain two pole of silicon carbide superjunction Schottky Pipe 26.
One of the above description is merely a specific embodiment, but the scope of protection of the present invention is not limited thereto, appoints The variation or replacement what those familiar with the art can readily occur within the technical scope of the present disclosure, all It is covered by the protection scope of the present invention.

Claims (11)

1. a kind of method for preparing silicon carbide superjunction diode, which is characterized in that described method includes following steps:
1) cleaning sic material
2) in the mask layer 13 of 12 upper surface of epitaxial film preparation etching silicon carbide;
3) it is patterned on mask layer 13 after preparing patterned exposure mask 14, carries out silicon carbide etching groove;
4) secondary epitaxy growth, growing silicon carbide film 16 are carried out;
5) light after carbonization silicon etching or chemical machinery are thrown, carries out other technique processing, obtains silicon carbide superjunction diode 26.
2. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that the silicon carbide Material includes the 4H-SiC or 6H-SiC of N-shaped or p-type, and the epitaxial film 12 is 0.1 μm -500 μm thick, doping concentration 1 × 1013~ 1×1021cm-3
3. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that the cleaning packet Include following steps:
A, carbofrax material is placed on the bracket after cleaning, drying, is cleaned with 250 DEG C of sulfuric acid and hydrogen peroxide mixed solution After 15min, hot water injection;
B, bracket is put into the mixed solution of ammonium hydroxide, hydrogen peroxide and deionized water after 15min, hot water injection;
C, bracket is put into the mixed solution of hydrochloric acid, hydrogen peroxide and deionized water after 15min, hot water injection;
D, with after 10% 5~10min of hydrofluoric acid treatment, 20min is rinsed with deionized water.
4. a kind of method for preparing silicon carbide superjunction diode according to claim 3, which is characterized in that the sulfuric acid and The ratio of sulfuric acid and hydrogen peroxide is 3:1 in hydrogen peroxide mixed solution;The ratio of the ammonium hydroxide, hydrogen peroxide and deionized water be 1:1:5~ 1:1:7;The ratio of the hydrochloric acid, hydrogen peroxide and deionized water is 1:1:5.
5. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that the mask layer 13 include silicon, silicon oxide compound, silicon-nitrogen compound, metal simple-substance single-layer or multi-layer laminated film, every layer film with a thickness of 0.001-200μm。
6. the method according to claim 1 for preparing silicon carbide superjunction diode, which is characterized in that the patterned figure Shape includes the one or more of figures selected from interdigital structure, parallel strip, circular ring shape and square mesa, the graphic scale Very little is 0.01 μm of -50cm.
7. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that the silicon carbide The etching depth of etching groove is 0.001 μm of -50cm.
8. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that the preparation side Method includes secondary epitaxy growth;The secondary epitaxy growth includes carrying out p-type or the growth of N-shaped silicon carbide epitaxial film 16, filling Groove;The p-type or N-shaped silicon carbide epitaxial film 16 with a thickness of 0.001 μm of -50cm, doping concentration is 1 × 1013-1× 1021cm-3
9. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that in step 5), The etching or chemically mechanical polishing depth are 0.001 μm of -50cm, should be no more than the p-type or N-shaped silicon carbide of secondary epitaxy growth The thickness of epitaxial film 16.
10. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that it is described other Technique includes photoetching, etching, film deposition, Ohmic contact, ion implanting and a variety of microelectronic component processing technologys of high annealing.
11. a kind of method for preparing silicon carbide superjunction diode according to claim 1, which is characterized in that the carbonization Silicon superjunction diode includes SiC schottky diode (SBD), silicon carbide junction barrier schottky diodes (JBS), silicon carbide Mix PN junction Schottky diode (MPS) and silicon carbide PiN diode.
CN201711041101.3A 2017-10-30 2017-10-30 A method of preparing silicon carbide superjunction diode Pending CN109727860A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201711041101.3A CN109727860A (en) 2017-10-30 2017-10-30 A method of preparing silicon carbide superjunction diode
PCT/CN2018/120138 WO2019086049A1 (en) 2017-10-30 2018-12-10 Method for preparing silicon carbide super-junction diode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711041101.3A CN109727860A (en) 2017-10-30 2017-10-30 A method of preparing silicon carbide superjunction diode

Publications (1)

Publication Number Publication Date
CN109727860A true CN109727860A (en) 2019-05-07

Family

ID=66294151

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711041101.3A Pending CN109727860A (en) 2017-10-30 2017-10-30 A method of preparing silicon carbide superjunction diode

Country Status (2)

Country Link
CN (1) CN109727860A (en)
WO (1) WO2019086049A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111073649A (en) * 2019-12-30 2020-04-28 中国科学院半导体研究所 Etching solution for secondary epitaxial pretreatment, preparation method thereof and pretreatment method
CN111584350A (en) * 2020-05-25 2020-08-25 芜湖启迪半导体有限公司 Filling method of SiC epitaxial trench and trench filling structure prepared by method
CN113643970A (en) * 2021-08-09 2021-11-12 重庆伟特森电子科技有限公司 Manufacturing method of silicon carbide semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6768138B1 (en) * 2002-02-20 2004-07-27 Shindengen Electric Manufacturing Co., Ltd. Diode element
CN105529246A (en) * 2015-12-03 2016-04-27 中国科学院半导体研究所 Method for preparing silicon carbide super-junction structure through laser etching
CN106298468A (en) * 2015-05-13 2017-01-04 国网智能电网研究院 A kind of manufacture method of SiC device terminal structure
CN106340453A (en) * 2015-07-07 2017-01-18 北大方正集团有限公司 Diode preparation method and diode
CN106910674A (en) * 2017-03-02 2017-06-30 东莞市天域半导体科技有限公司 A kind of cleaning method for removing SiC epitaxial wafer metallic pollution or residual

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102479699B (en) * 2010-11-25 2013-09-11 上海华虹Nec电子有限公司 Manufacturing method of super-junction semiconductor device structure
CN106876463A (en) * 2016-12-28 2017-06-20 全球能源互联网研究院 A kind of superjunction silicon carbide device and preparation method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6768138B1 (en) * 2002-02-20 2004-07-27 Shindengen Electric Manufacturing Co., Ltd. Diode element
CN106298468A (en) * 2015-05-13 2017-01-04 国网智能电网研究院 A kind of manufacture method of SiC device terminal structure
CN106340453A (en) * 2015-07-07 2017-01-18 北大方正集团有限公司 Diode preparation method and diode
CN105529246A (en) * 2015-12-03 2016-04-27 中国科学院半导体研究所 Method for preparing silicon carbide super-junction structure through laser etching
CN106910674A (en) * 2017-03-02 2017-06-30 东莞市天域半导体科技有限公司 A kind of cleaning method for removing SiC epitaxial wafer metallic pollution or residual

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111073649A (en) * 2019-12-30 2020-04-28 中国科学院半导体研究所 Etching solution for secondary epitaxial pretreatment, preparation method thereof and pretreatment method
CN111584350A (en) * 2020-05-25 2020-08-25 芜湖启迪半导体有限公司 Filling method of SiC epitaxial trench and trench filling structure prepared by method
CN111584350B (en) * 2020-05-25 2022-08-30 安徽长飞先进半导体有限公司 Filling method of SiC epitaxial trench and trench filling structure prepared by method
CN113643970A (en) * 2021-08-09 2021-11-12 重庆伟特森电子科技有限公司 Manufacturing method of silicon carbide semiconductor device

Also Published As

Publication number Publication date
WO2019086049A1 (en) 2019-05-09

Similar Documents

Publication Publication Date Title
TWI229421B (en) Minimizing degradation of SiC bipolar semiconductor devices
CN107331616A (en) A kind of trench junction barrier schottky diode and preparation method thereof
CN109841616B (en) Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device
TWI418028B (en) Vertical junction field effect transistor with mesa termination and method of making the same
CN103606551B (en) Silicon carbide channel-type semiconductor device and preparation method thereof
US8878327B2 (en) Schottky barrier device having a plurality of double-recessed trenches
US8367510B2 (en) Process for producing silicon carbide semiconductor device
CN106169417A (en) A kind of silicon carbide power device of hetero-junctions terminal and preparation method thereof
CN101246899B (en) Secondary extension structure of silicon carbide
US9443926B2 (en) Field-stop reverse conducting insulated gate bipolar transistor and manufacturing method therefor
JP2019140242A (en) Silicon carbide substrate and silicon carbide semiconductor device
CN109727860A (en) A method of preparing silicon carbide superjunction diode
JP2015179787A (en) Manufacturing method for semiconductor substrate, semiconductor substrate, and semiconductor device
CN108682695A (en) A kind of high current low forward voltage drop SiC schottky diode chip and preparation method thereof
JP2003318413A (en) High breakdown voltage silicon carbide diode and manufacturing method therefor
CN105720110A (en) SiC annular floating-point type P+ structured junction barrier Schottky diode and preparation method thereof
CN106611776A (en) N-type silicon carbide Schottky diode structure
JP2018142682A (en) Silicon carbide semiconductor device and manufacturing method of the silicon carbide semiconductor device
JP7367341B2 (en) Semiconductor device and semiconductor device manufacturing method
JP2000133819A (en) Silicon carbide schottky barrier diode and manufacture thereof
JP2019029501A (en) Semiconductor device and semiconductor device manufacturing method
US7061021B2 (en) System and method for fabricating diodes
JP2013140857A (en) Method of manufacturing silicon carbide semiconductor device
JP3707424B2 (en) Silicon carbide semiconductor device and manufacturing method thereof
Miura et al. Wafer-scale fabrication of vertical GaN pn diodes with graded JTE structures using multiple-zone boron implantation

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
CB02 Change of applicant information

Address after: 102209 Beijing City, the future of science and Technology City Binhe Road, No. 18, No.

Applicant after: GLOBAL ENERGY INTERCONNECTION RESEARCH INSTITUTE Co.,Ltd.

Applicant after: STATE GRID CORPORATION OF CHINA

Address before: 102211, No. 18 Binhe Road, Changping District science and Technology City, Beijing

Applicant before: GLOBAL ENERGY INTERCONNECTION Research Institute

Applicant before: State Grid Corporation of China

CB02 Change of applicant information
TA01 Transfer of patent application right

Effective date of registration: 20200415

Address after: 102209 Beijing City, the future of science and Technology City Binhe Road, No. 18, No.

Applicant after: GLOBAL ENERGY INTERCONNECTION RESEARCH INSTITUTE Co.,Ltd.

Applicant after: STATE GRID ZHEJIANG ELECTRIC POWER Co.,Ltd.

Applicant after: STATE GRID CORPORATION OF CHINA

Address before: 102209 Beijing City, the future of science and Technology City Binhe Road, No. 18, No.

Applicant before: GLOBAL ENERGY INTERCONNECTION RESEARCH INSTITUTE Co.,Ltd.

Applicant before: STATE GRID CORPORATION OF CHINA

TA01 Transfer of patent application right
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20190507

RJ01 Rejection of invention patent application after publication