CN109215458A - A kind of three rank class Lorentz 3+2 type chaos circuits - Google Patents
A kind of three rank class Lorentz 3+2 type chaos circuits Download PDFInfo
- Publication number
- CN109215458A CN109215458A CN201811288698.6A CN201811288698A CN109215458A CN 109215458 A CN109215458 A CN 109215458A CN 201811288698 A CN201811288698 A CN 201811288698A CN 109215458 A CN109215458 A CN 109215458A
- Authority
- CN
- China
- Prior art keywords
- operational amplifier
- resistance
- output end
- input terminal
- inverting input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 23
- 230000005611 electricity Effects 0.000 claims description 6
- 230000000739 chaotic effect Effects 0.000 abstract description 15
- 238000002474 experimental method Methods 0.000 abstract description 3
- 238000012360 testing method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 2
- 241000282376 Panthera tigris Species 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09B—EDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
- G09B23/00—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes
- G09B23/06—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics
- G09B23/18—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism
- G09B23/183—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism for circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Business, Economics & Management (AREA)
- Educational Administration (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Algebra (AREA)
- Mathematical Analysis (AREA)
- Educational Technology (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a kind of three rank class Lorentz 3+2 type chaos circuits, it is by three operational amplifiers, two analog multipliers and six resistance and three capacitors are constituted, wherein the first operational amplifier, second operational amplifier, third operational amplifier constitutes linear inverting integrator, first operational amplifier, second operational amplifier, the output end of third operational amplifier is respectively chaotic signal output end X1, X2, X3, the present invention can export X1, X2 and tri- chaotic waves signals of X3 and X1-X2, X1-X3 and tri- chaos phasors of X2-X3, also above-mentioned various chaotic signals can be shown on oscillograph.After the present invention is replaced the 4th resistance or the 5th resistance by variable resistance, it can change the chaotic characteristic of the above various chaotic signals, the various curves of chaos circuit can be shown on oscillograph, can also carry out various other experiments of three rank class Lorentz 3+2 type chaos circuits.The present invention is suitable for university's chaos education of science, experimental teaching and demonstration, scientific popularization experimental demonstration etc..
Description
Technical field
The invention belongs to nonlinear circuit technical fields, and in particular to a kind of three rank class Lorentz 3+2 type chaos circuits.
Background technique
Lorentz equation circuit is a circuit family, referred to as class lorentz equation circuit family, including lorentz equation circuit,
Old pass Rong Fangcheng circuit, Lv Jin tiger equation circuit and other large quantities of circuits, its main feature is that can export shaped like butterfly's wing
The phasor of shape.Circuit design therein, such as a kind of patent " Lorentz chaos electricity of Patent No. ZL200810145285.2
Road ", it is made of 6 operational amplifiers and 2 analog multipliers, abbreviation 6+2 circuit, upright butterfly's wing shape phase can be exported
Figure；The patent " Lorentz equation analog circuit " of Patent No. ZL201020266404.2, by 5 operational amplifiers and 2 moulds
Quasi-multiplication device is constituted, and abbreviation 5+2 circuit can export the butterfly's wing shape phasor of handstand；Patent No.
The patent " quadravalence class Lorentz 5+2 type hyperchaotic circuit " of ZL201620183457.5 is simulated by 4 operational amplifiers and 2
Multiplier is constituted, and abbreviation 4+2 circuit can export the butterfly's wing shape phasor of handstand；Other existing class lorentz equation circuits
Race is all made of 4 or 4 or more operational amplifiers, and component used is more, is the deficiency of existing chaos circuit technology.
Summary of the invention
The purpose of the present invention is to solve the technical problems existing in the prior art, provide one kind can export 3 it is mixed
Ignorant waveform diagram and 3 chaos phasors and the three rank class Lorentz 3+2 type chaos for stablizing three rank binary vortices chaotic signals can be exported
Circuit.
In order to achieve the above object, the invention adopts the following technical scheme: three rank class Lorentz 3+2 type chaos electricity of one kind
Road, including the first operational amplifier, second operational amplifier, third operational amplifier, the first analog multiplier, second simulation multiply
Musical instruments used in a Buddhist or Taoist mass, first resistor, second resistance, 3rd resistor, the 4th resistance, the 5th resistance, the 6th resistance, first capacitor, the second capacitor
With third capacitor, first operational amplifier, second operational amplifier, the non-inverting input terminal of third operational amplifier are grounded,
The inverting input terminal of first operational amplifier is connect with one end of first resistor and second resistance respectively, first operation
Connect first capacitor between the inverting input terminal and output end of amplifier, the output end of first operational amplifier is respectively with
The other end of one resistance, one end of 3rd resistor, the first analog multiplier non-inverting input terminal, the second analog multiplier homophase input
End connection, the output end of first operational amplifier is X1 output end, the inverting input terminal of the second operational amplifier
It is connect respectively with one end of the other end of 3rd resistor, the 4th resistance, the other end and the second analogue multiplication of the 4th resistance
The output end of device connects, and the inverting input terminal of the second operational amplifier connect the second capacitor, second fortune with output end
The output end for calculating amplifier is connect with the non-inverting input terminal of the other end of second resistance, the first analog multiplier respectively, and described the
The output end of two operational amplifiers is X2 output end, the inverting input terminal of the third operational amplifier and the one of the 5th resistance
End connection, the other end of the 5th resistance are connect with the output end of the first analog multiplier, the third operational amplifier
The 6th resistance and third capacitor in parallel, the output end of the third operational amplifier are connected between inverting input terminal and output end
It is connect with the inverting input terminal of the second analog multiplier, the output end of the third operational amplifier is X3 output end.
Further, the 4th resistance or the 5th resistance are variable resistance.
The present invention has the advantages that three rank class Lorentz 3+2 type chaos circuits of the invention compared with the prior art
It is made of three operational amplifiers, two analog multipliers and six resistance and three capacitors, wherein the first operational amplifier,
Two operational amplifiers, third operational amplifier constitute linear inverting integrator, the first operational amplifier, second operational amplifier,
The output end of third operational amplifier is respectively chaotic signal output end X1, X2, X3, and the present invention can export X1, X2 and X3 tri-
A chaotic waves signal and tri- chaos phasors of X1-X2, X1-X3 and X2-X3 can also be shown above-mentioned various mixed on oscillograph
Ignorant signal.The present invention is by certain specific electrical resistances after for example the 4th resistance or the 5th resistance are replaced by variable resistance, thus it is possible to vary
The chaotic characteristic of the above various chaotic signals, can show the various of three rank class Lorentz 3+2 type chaos circuits on oscillograph
Curve is developed, various other experiments of three rank class Lorentz 3+2 type chaos circuits can also be carried out.The present invention is mixed suitable for university
Ignorant education of science, experimental teaching and demonstration, scientific popularization experimental demonstration etc..
Detailed description of the invention
Fig. 1 is three rank class Lorentz 3+2 type chaos circuit schematic diagrams of the invention；
Fig. 2 is that three rank class Lorentz 3+2 type chaos circuits of the invention test X1 waveform diagram；
Fig. 3 is that three rank class Lorentz 3+2 type chaos circuits of the invention test X2 waveform diagram；
Fig. 4 is that three rank class Lorentz 3+2 type chaos circuits of the invention test X3 waveform diagram；
Fig. 5 is that three rank class Lorentz 3+2 type chaos circuits of the invention test X1-X2 output phasor；
Fig. 6 is that three rank class Lorentz 3+2 type chaos circuits of the invention test X1-X3 output phasor；
Fig. 7 is that three rank class Lorentz 3+2 type chaos circuits of the invention test X2-X3 output phasor.
Appended drawing reference meaning of the present invention is as follows: A1, the first operational amplifier；A2, second operational amplifier；A3, third fortune
Calculate amplifier；M1, the first analog multiplier；M2, the second analog multiplier；R1, first resistor；R2, second resistance；R3, third
Resistance；R4, the 4th resistance；R5, the 5th resistance；R6, the 6th resistance；C1, first capacitor；C2, the second capacitor；C3, third capacitor.
Specific embodiment
Present invention will be further explained below with reference to the attached drawings and specific embodiments.
As shown in Figure 1, a kind of three rank class Lorentz 3+2 type chaos circuits, including the first operational amplifier A1, the second operation
Amplifier A2, third operational amplifier A3, the first analog multiplier M1, the second analog multiplier M2, first resistor R1, the second electricity
Hinder R2,3rd resistor R3, the 4th resistance R4, the 5th resistance R5, the 6th resistance R6, first capacitor C1, the second capacitor C2 and third
The non-inverting input terminal ground connection of capacitor C3, the first operational amplifier A1, second operational amplifier A2, third operational amplifier A3, the
The inverting input terminal of one operational amplifier A1 is connect with one end of first resistor R1 and second resistance R2 respectively, the first operation amplifier
First capacitor C1 is connected between the inverting input terminal and output end of device A1, the output end of the first operational amplifier A1 is respectively with first
The other end of resistance R1, one end of 3rd resistor R3, the first analog multiplier M1 non-inverting input terminal, the second analog multiplier M2 are same
The connection of phase input terminal, the output end of the first operational amplifier A1 is X1 output end, the anti-phase input of second operational amplifier A2
End is connect with one end of the other end of 3rd resistor R3, the 4th resistance R4 respectively, the other end of the 4th resistance R4 and the second simulation
The output end of multiplier M2 connects, and the inverting input terminal of second operational amplifier A2 connect the second capacitor C2 with output end, and second
The output end of operational amplifier A2 connects with the non-inverting input terminal of the other end of second resistance R2, the first analog multiplier M1 respectively
It connects, the output end of second operational amplifier A2 is X2 output end, the inverting input terminal of third operational amplifier A3 and the 5th electricity
One end connection of R5 is hindered, the other end of the 5th resistance R5 is connect with the output end of the first analog multiplier M1, third operation amplifier
The 6th resistance R6 and third capacitor C3, third operational amplifier A3 in parallel is connected between the inverting input terminal of device A3 and output end
Output end connect with the inverting input terminal of the second analog multiplier M2, the output end of third operational amplifier A3 be X3 output
End.
By X1 output end, X2 output end and X3 output end are connected to oscilloscope signal input terminal in Fig. 1 or computer is related
Interface can show the chaotic waves of X1, X2 and X3, be observed using the phasor mode of oscillograph, X1 output end chaotic waves letter
Number as shown in Fig. 2, X2 output end chaotic waves signal as shown in figure 3, X3 output end chaotic waves signal as shown in figure 4, X1-X2
Output end chaos phasor signal as shown in figure 5, X1-X3 output end chaos phasor signal as shown in fig. 6, X2-X3 output end chaos
Phasor signal is as shown in Figure 7.If the 4th resistance R4 or the 5th resistance R5 are replaced by variable resistance, continuously change resistance value, it can be with
The various curves that chaos develops are observed, by two identical circuits by connection, three rank class Lorentz 3+2 type chaos can be carried out
The various experiments such as the synchronization of circuit and chaotic secret communication.
The component parameter of the embodiment of the present invention is as follows: the first operational amplifier A1, second operational amplifier A2, third fortune
Calculate the model TL082 or TL084 of amplifier A3, the model of the first analog multiplier M1, the second analog multiplier M2
AD633CN, C1=C2=C3=0.01uF, R1=R2=10k Ω, R3=2.2k Ω, R4=510 Ω, R5=2k Ω,
R6 =27kΩ。
Claims (2)
1. a kind of three rank class Lorentz 3+2 type chaos circuits, it is characterised in that: including the first operational amplifier (A1), the second fortune
Calculate amplifier (A2), third operational amplifier (A3), the first analog multiplier (M1), the second analog multiplier (M2), the first electricity
Hinder (R1), second resistance (R2), 3rd resistor (R3), the 4th resistance (R4), the 5th resistance (R5), the 6th resistance (R6), first
Capacitor (C1), the second capacitor (C2) and third capacitor (C3), first operational amplifier (A1), second operational amplifier
(A2), the non-inverting input terminal ground connection of third operational amplifier (A3), the inverting input terminal point of first operational amplifier (A1)
Do not connect with one end of first resistor (R1) and second resistance (R2), the inverting input terminal of first operational amplifier (A1) with
Between output end connect first capacitor (C1), the output end of first operational amplifier (A1) respectively with first resistor (R1)
The other end, one end of 3rd resistor (R3), the first analog multiplier (M1) non-inverting input terminal, the second analog multiplier (M2) same to phase
Input terminal connection, the output end of first operational amplifier (A1) is X1 output end, the second operational amplifier (A2)
Inverting input terminal connect respectively with one end of the other end of 3rd resistor (R3), the 4th resistance (R4), the 4th resistance
(R4) the other end is connect with the output end of the second analog multiplier (M2), the anti-phase input of the second operational amplifier (A2)
End connect with output end the second capacitor (C2), the output end of the second operational amplifier (A2) respectively with second resistance (R2)
The non-inverting input terminal connection of the other end, the first analog multiplier (M1), the output end of the second operational amplifier (A2) are
The inverting input terminal of X2 output end, the third operational amplifier (A3) is connect with one end of the 5th resistance (R5), and the described 5th
The other end of resistance (R5) is connect with the output end of the first analog multiplier (M1), the reverse phase of the third operational amplifier (A3)
The 6th resistance (R6) and third capacitor (C3) in parallel, the third operational amplifier (A3) are connected between input terminal and output end
Output end connect with the inverting input terminal of the second analog multiplier (M2), the output end of the third operational amplifier (A3) is
For X3 output end.
2. a kind of three ranks class Lorentz 3+2 type chaos circuit according to claim 1, it is characterised in that: the 4th electricity
It hinders (R4) or the 5th resistance (R5) is variable resistance.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811288698.6A CN109215458A (en) | 2018-10-31 | 2018-10-31 | A kind of three rank class Lorentz 3+2 type chaos circuits |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811288698.6A CN109215458A (en) | 2018-10-31 | 2018-10-31 | A kind of three rank class Lorentz 3+2 type chaos circuits |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109215458A true CN109215458A (en) | 2019-01-15 |
Family
ID=64998219
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811288698.6A Pending CN109215458A (en) | 2018-10-31 | 2018-10-31 | A kind of three rank class Lorentz 3+2 type chaos circuits |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109215458A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115820314A (en) * | 2022-11-16 | 2023-03-21 | 重庆大学 | Method and device for improving coal quality by coupling effect of memristive lorentz chaotic electric field and pyrolusite |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002369539A (en) * | 2001-06-08 | 2002-12-20 | Akashi Corp | Half-wave rectifying circuit, ac-dc converting circuit, carrier level detector and differential carrier level detector |
| US20030076148A1 (en) * | 2001-10-23 | 2003-04-24 | Kosei Tamiya | Variable resistance circuit and application circuits using the variable resistance circuit |
| CN104320245A (en) * | 2014-11-13 | 2015-01-28 | 国家电网公司 | Four-step Jerk circuit |
| WO2015123796A1 (en) * | 2014-02-22 | 2015-08-27 | 梅增霞 | chen CHAOTIC SYSTEM SWITCHING METHOD AND CIRCUIT CONTAINING x2 WITH DIFFERENTFRACTIONAL ORDERS |
| CN105591735A (en) * | 2016-03-10 | 2016-05-18 | 熊丽 | Four-order Lorenz-like (5+2)-type hyperchaotic circuit |
| CN206195798U (en) * | 2016-11-18 | 2017-05-24 | 曲阜师范大学杏坛学院 | Class lorenz chaotic circuit who contains two time -lag item |
| CN108667597A (en) * | 2018-04-28 | 2018-10-16 | 河西学院 | A kind of three rank class Lorentz 3+2 type circuits |
| CN209543699U (en) * | 2018-10-31 | 2019-10-25 | 张剑锋 | A kind of three rank class Lorentz 3+2 type chaos circuits |
-
2018
- 2018-10-31 CN CN201811288698.6A patent/CN109215458A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002369539A (en) * | 2001-06-08 | 2002-12-20 | Akashi Corp | Half-wave rectifying circuit, ac-dc converting circuit, carrier level detector and differential carrier level detector |
| US20030076148A1 (en) * | 2001-10-23 | 2003-04-24 | Kosei Tamiya | Variable resistance circuit and application circuits using the variable resistance circuit |
| WO2015123796A1 (en) * | 2014-02-22 | 2015-08-27 | 梅增霞 | chen CHAOTIC SYSTEM SWITCHING METHOD AND CIRCUIT CONTAINING x2 WITH DIFFERENTFRACTIONAL ORDERS |
| CN104320245A (en) * | 2014-11-13 | 2015-01-28 | 国家电网公司 | Four-step Jerk circuit |
| CN105591735A (en) * | 2016-03-10 | 2016-05-18 | 熊丽 | Four-order Lorenz-like (5+2)-type hyperchaotic circuit |
| CN206195798U (en) * | 2016-11-18 | 2017-05-24 | 曲阜师范大学杏坛学院 | Class lorenz chaotic circuit who contains two time -lag item |
| CN108667597A (en) * | 2018-04-28 | 2018-10-16 | 河西学院 | A kind of three rank class Lorentz 3+2 type circuits |
| CN209543699U (en) * | 2018-10-31 | 2019-10-25 | 张剑锋 | A kind of three rank class Lorentz 3+2 type chaos circuits |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115820314A (en) * | 2022-11-16 | 2023-03-21 | 重庆大学 | Method and device for improving coal quality by coupling effect of memristive lorentz chaotic electric field and pyrolusite |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101373563B (en) | Lorentz chaos circuit | |
| CN102663496B (en) | Four-order neural-network hyper-chaotic circuit | |
| CN105681020A (en) | Hyperchaotic hidden oscillation circuit based on balance-point-free memristor system | |
| CN108667597A (en) | A kind of three rank class Lorentz 3+2 type circuits | |
| CN105634726B (en) | Three rank class Lorentz 4+2 type chaos circuits | |
| CN101295454B (en) | Non-inductor Chua's circuit | |
| CN209543699U (en) | A kind of three rank class Lorentz 3+2 type chaos circuits | |
| CN109215458A (en) | A kind of three rank class Lorentz 3+2 type chaos circuits | |
| CN105591735B (en) | Quadravalence class Lorentz 5+2 type hyperchaotic circuits | |
| CN102946309A (en) | Hyperchaotic circuit | |
| CN103049790B (en) | Novel four-order neural network hyperchaotic circuit | |
| CN204166775U (en) | Biousse banding pattern cell neural network chaos circuit is bought on three rank | |
| CN101447140B (en) | Chaotic circuit of cascade reversed-phase integrator | |
| CN103036673B (en) | A kind of eight amplifier five rank hyperchaotic circuits | |
| CN101441830B (en) | Left inclination double-eddies chaos circuit | |
| CN209046656U (en) | A kind of three rank Hysteretic nonlinearity chaos circuits | |
| CN108806427A (en) | Memristor chaos circuit based on cai's circuit | |
| CN204290998U (en) | Quadravalence six adds three formula eight wing hyperchaotic circuits | |
| CN205596129U (en) | Chaos circuit of third -order on class lorentzen 4+2 type | |
| CN208189067U (en) | The double normal cone attractor chaos circuits of three ranks | |
| CN108809620A (en) | A kind of chemical oscillation chaos circuit | |
| CN208335572U (en) | The three non-linear cai's circuits of rank asinh | |
| CN204168304U (en) | A kind of five rank hyperchaotic circuits exporting graceful phasor | |
| CN208460277U (en) | The three non-linear cai's circuits of rank hyperbolic sine | |
| CN202976624U (en) | Eight-operation amplifier fifth-order hyperchaotic circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20190115 |