CN104320245A - Four-step Jerk circuit - Google Patents
Four-step Jerk circuit Download PDFInfo
- Publication number
- CN104320245A CN104320245A CN201410639660.4A CN201410639660A CN104320245A CN 104320245 A CN104320245 A CN 104320245A CN 201410639660 A CN201410639660 A CN 201410639660A CN 104320245 A CN104320245 A CN 104320245A
- Authority
- CN
- China
- Prior art keywords
- circuit
- operational amplifier
- resistance
- jerk
- chaotic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Amplifiers (AREA)
Abstract
A four-step Jerk circuit comprises a three-step chaotic circuit, and a Jerk junction is connected in the three-step chaotic circuit to form the four-step Jerk circuit. The Jerk junction comprises an operational amplifier U5, resistors R7, R8 and R9, and a capacitor C4. The non-inverting input end of the operational amplifier U5 is grounded, the capacitor C4 and the resistor R8 are connected between the inverting input end of the operational amplifier U5 and the output end of the operational amplifier U5 in parallel, the output end of the operational amplifier U5 is connected with the inverting input end of an operational amplifier U1 in the three-step chaotic circuit through the resistor R9, and the inverting input end of the operational amplifier U5 is connected with the output end of an operational amplifier U3 in the three-step chaotic circuit through the resistor R7. The four-step Jerk circuit can output four chaotic signals, produce six phase diagrams, enable topological structures attracted by the circuit in a chaotic mode to be more difficult to recognize, and enable chaotic dynamics behaviors to be more complex. The chaotic circuit applied in chaotic secret communication can further improve secrecy performance of the chaotic system and increase cryptanalysis difficulty.
Description
Technical field
The present invention relates to a kind of nonlinear circuit, be specifically related to a kind of quadravalence Jerk circuit.
Background technology
The chaos phenomenon of current most of chaos circuit is only present in a very narrow scope, and because the electronic component of standard generally has error, therefore, the nonlinear characteristic of these circuit is not easy to be realized by the electronic component of standard.
Jerk circuit is an important component part of chaos circuit, be published in " CIRCUITS AND SYSTEMS " magazine in April, 2011, document " A New Chaotic Jerk Circuit " that numeral number is Digital Object Identifier 10.1109/TCSII.2011.2124490, disclose a kind of novel three-order chaos circuit, this chaos circuit is made up of four operational amplifiers, six resistance, three electric capacity and diodes.The equation of this chaos circuit is
Compared to chaos circuit in the past, the chaos phenomenon of this circuit can be present in very wide scope, this feature makes this circuit ratio be easier to realize, in practice, resistance use common error be 10% 0.25w metalfilmresistor, electric capacity use common error be 10% leaded multilayer ceramic capacitor, diode use common light emitting diode, operational amplifier selects general TL084 operational amplifier to realize; But the topological structure of this circuit is complicated not enough, in chaotic secret communication application, because its key space is little, the complexity of sequence is not high, causes system password security of system not high, and this is the deficiency of this circuit.
Patent of invention number is CN201310489425.9, name is called that " a kind of Jerk circuit producing double scroll chaos " patent of invention adds a diode on foregoing circuit basis, change, make this equation dynamic behavior more complicated, security performance improves.
But this system only has three-way output signal, the chaos circuit chaotic dynamics behavior of this low-dimensional is complicated not enough, and security performance is high not enough.
Summary of the invention
The object of the invention is to for prior art Problems existing, a kind of novel quadravalence Jerk circuit with one of four states variable is provided.
For this reason, the present invention adopts following technical scheme:
A kind of quadravalence Jerk circuit, comprises three-order chaos circuit, and this three-order chaos circuit is by operational amplifier U1, U2, U3, U4, and resistance R1, R2, R3, R4, R5, R6, electric capacity C1, C2, C3 and diode (LED) 1, LED2 form; Connect a Jerk knot in described three-order chaos circuit and form quadravalence Jerk circuit.
Described Jerk knot comprises operational amplifier U5, resistance R7, R8, R9, electric capacity C4; The in-phase input end ground connection of described operational amplifier U5, electric capacity C4 and resistance R8 is parallel with between inverting input and output, the output of operational amplifier U5 is connected with the inverting input of the operational amplifier U1 in three-order chaos circuit by resistance R9, and the inverting input of operational amplifier U5 is connected with the output of the operational amplifier U3 in three-order chaos circuit by resistance R7.
The resistance of described resistance R1, R2, R3, R4, R5, R6, R7, R8 and R9 is fixed value; The capacitance of described electric capacity C1, C2, C3 and C4 is fixed value.
The resistance of described resistance R1, R2, R3, R4, R5, R7, R8 is 10K Ω; The resistance of resistance R6 is 5K Ω; The resistance of resistance R9 is 70.5K Ω; When the capacitance of electric capacity C1, C2, C3 and C4 is 0.01uF, the equation of this circuit is:
Beneficial effect of the present invention is: compared with former CN201310489425.9 circuit, the present invention adds a Jerk knot on the basis of primary circuit, circuit structure is made to there occurs favourable change, not only inherit primary circuit chaos phenomenon existence range wide, be easy to the advantage realized, and determine novel circuit element value (if simply three rank circuit are become quadravalence circuit by great many of experiments, circuit element value is unreasonable, this circuit can not export chaotic signal), for successfully completing circuit modification, the quadravalence Jerk circuit that normally can export chaotic signal is changed into by three original rank Jerk circuit, achieve the significantly expansion of circuit output performance.Show on circuit characteristic, former three rank Jerk circuit, as shown in figure 12, can only export three road chaotic signals, and this three roads chaotic signal can only produce three phasors, as shown in Figure 13, Figure 14, Figure 15; And the exportable four road chaotic signals of circuit of the present invention, six phasors can be produced, as shown in Fig. 6-Figure 11, and the more difficult identification of topological structure of chaos of electronic circuits attractor of the present invention, the dynamic behavior of chaos is more complicated.This chaos circuit is applied to the security performance that can improve chaos system in chaotic secret communication further, increases and decode difficulty.
Accompanying drawing explanation
Fig. 1 is circuit theory diagrams of the present invention;
Fig. 2 is the output waveform figure of test point X1 in circuit of the present invention;
Fig. 3 is the output waveform figure of test point X2 in circuit of the present invention;
Fig. 4 is the output waveform figure of test point X3 in circuit of the present invention;
Fig. 5 is the output waveform figure of test point X4 in circuit of the present invention;
Fig. 6 is the output phasor of circuit X3-X4 of the present invention;
Fig. 7 is the output phasor of circuit X2-X4 of the present invention;
Fig. 8 is the output phasor of circuit X1-X4 of the present invention;
Fig. 9 is the output phasor of circuit X2-X3 of the present invention;
Figure 10 is the output phasor of circuit X1-X3 of the present invention;
Figure 11 is the output phasor of circuit X1-X2 of the present invention;
Figure 12 is CN201310489425.9 " a kind of Jerk circuit producing double scroll chaos " schematic diagram;
Figure 13 is the output phasor of CN201310489425.9 circuit X3-X2;
Figure 14 is the output phasor of CN201310489425.9 circuit X2-X1;
Figure 15 is the output phasor of CN201310489425.9 circuit X3-X1.
Embodiment
below in conjunction with accompanying drawing, invention is described in further detail.
As shown in figure 12, existing three-order chaos circuit is by operational amplifier U1, U2, U3, U4, and resistance R1, R2, R3, R4, R5, R6, electric capacity C1, C2, C3 and diode (LED) 1, LED2 form.Concrete annexation is: the in-phase input end ground connection of operational amplifier U1, be parallel with resistance R1 and electric capacity C1 between inverting input and output, and the output of operational amplifier U1 is also by the inverting input of resistance R2 concatenation operation amplifier U2; The in-phase input end ground connection of operational amplifier U2, be parallel with electric capacity C2 between inverting input and output, the output of operational amplifier U2 is also by the inverting input of resistance R3 concatenation operation amplifier U3, the inverting input by the 4th resistance R4 concatenation operation amplifier U4; The in-phase input end ground connection of operational amplifier U3, be parallel with electric capacity C3 between inverting input and output, the output of operational amplifier U3 connects the inverting input of the first operational amplifier by resistance R6; The in-phase input end ground connection of operational amplifier U4, between inverting input and output, be parallel with resistance R5, be connected with LED 1 between the output of operational amplifier U4 and the inverting input of operational amplifier U1, be also parallel with LED 2.Operational amplifier U1, U2, U3, U4 adopt general TL084 operational amplifier.
On the basis of above-mentioned existing three-order chaos circuit, form the following embodiment of the present invention.
As shown in Figure 1, quadravalence Jerk circuit is formed after increasing a Jerk knot in described three-order chaos circuit.Described Jerk knot comprises operational amplifier U5, resistance R7, R8, R9, electric capacity C4; The in-phase input end ground connection of described operational amplifier U5, electric capacity C4 and resistance R8 is parallel with between inverting input and output, the output of operational amplifier U5 is connected with the inverting input of the operational amplifier U1 in three-order chaos circuit by resistance R9, and the inverting input of operational amplifier U5 is connected with the output of the operational amplifier U3 in three-order chaos circuit by resistance R7.The output of described operational amplifier U1 forms the output formation test point X1 of output formation test point X2, the operational amplifier U5 of output formation test point X3, the operational amplifier U3 of test point X4, operational amplifier U2.
The resistance value of resistance R1, R2, R3, R4, R5, R7, R8 in embodiment is 10K Ω; The resistance value of resistance R6 is 5K Ω; The resistance value of resistance R9 is 70.5K Ω; When the capacitance value of electric capacity C1, C2, C3 and C4 is 0.01uF, the equation of this circuit is:
Fig. 2-Fig. 5 is under oscilloscope display respectively, and the circuit voltage of four test points and X1, X2, X3 and X4 point is along with the image of time variations, and in figure, abscissa is the time, and ordinate is the voltage of circuit.Fig. 6-Figure 11 be respectively X3-X4, X2-X4, X1-X4, the output phasor of X2-X3, X1-X3, X1-X2, for the output phasor of X3-X4, it is under oscilloscope display, with X3 point voltage for abscissa, X4 point voltage is the oscillogram of ordinate, and such oscillogram is called phasor.Oscillogram shown in Fig. 2-Figure 11 and phasor demonstrate circuit of the present invention can export chaotic signal.
Claims (4)
1. a quadravalence Jerk circuit, comprises three-order chaos circuit, and this three-order chaos circuit is by operational amplifier U1, U2, U3, U4, and resistance R1, R2, R3, R4, R5, R6, electric capacity C1, C2, C3 and diode (LED) 1, LED2 form; It is characterized in that: connect a Jerk knot in described three-order chaos circuit and form quadravalence Jerk circuit.
2. a kind of quadravalence Jerk circuit according to claim 1, is characterized in that, described Jerk knot comprises operational amplifier U5, resistance R7, R8, R9, electric capacity C4; The in-phase input end ground connection of described operational amplifier U5, electric capacity C4 and resistance R8 is parallel with between inverting input and output, the output of operational amplifier U5 is connected with the inverting input of the operational amplifier U1 in three-order chaos circuit by resistance R9, and the inverting input of operational amplifier U5 is connected with the output of the operational amplifier U3 in three-order chaos circuit by resistance R7.
3. a kind of quadravalence Jerk circuit according to claim 2, is characterized in that: the resistance of described resistance R1, R2, R3, R4, R5, R6, R7, R8 and R9 is fixed value; The capacitance of described electric capacity C1, C2, C3 and C4 is fixed value.
4. a kind of quadravalence Jerk circuit according to claim 3, is characterized in that: the resistance of described resistance R1, R2, R3, R4, R5, R7, R8 is 10K Ω; The resistance of resistance R6 is 5K Ω; The resistance of resistance R9 is 70.5K Ω; When the capacitance of electric capacity C1, C2, C3 and C4 is 0.01uF, the equation of this circuit is:
。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410639660.4A CN104320245A (en) | 2014-11-13 | 2014-11-13 | Four-step Jerk circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410639660.4A CN104320245A (en) | 2014-11-13 | 2014-11-13 | Four-step Jerk circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104320245A true CN104320245A (en) | 2015-01-28 |
Family
ID=52375420
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410639660.4A Pending CN104320245A (en) | 2014-11-13 | 2014-11-13 | Four-step Jerk circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104320245A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109215458A (en) * | 2018-10-31 | 2019-01-15 | 张剑锋 | A kind of three rank class Lorentz 3+2 type chaos circuits |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050242906A1 (en) * | 2003-11-10 | 2005-11-03 | Stmicroelectronics Pvt. Ltd. | Chua's circuit and it's use in a hyperchaotic circuit |
| CN103532696A (en) * | 2013-10-17 | 2014-01-22 | 兰州大学 | Jerk circuit capable of producing double-scroll chaotic attractor |
| CN204258826U (en) * | 2014-11-13 | 2015-04-08 | 国家电网公司 | A kind of quadravalence Jerk circuit |
-
2014
- 2014-11-13 CN CN201410639660.4A patent/CN104320245A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050242906A1 (en) * | 2003-11-10 | 2005-11-03 | Stmicroelectronics Pvt. Ltd. | Chua's circuit and it's use in a hyperchaotic circuit |
| CN103532696A (en) * | 2013-10-17 | 2014-01-22 | 兰州大学 | Jerk circuit capable of producing double-scroll chaotic attractor |
| CN204258826U (en) * | 2014-11-13 | 2015-04-08 | 国家电网公司 | A kind of quadravalence Jerk circuit |
Non-Patent Citations (2)
| Title |
|---|
| 刘明华，禹思敏: "多涡卷高阶广义jerk电路", 《物理学报》 * |
| 刘明华: "一类新型混沌电路的设计与硬件实现", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109215458A (en) * | 2018-10-31 | 2019-01-15 | 张剑锋 | A kind of three rank class Lorentz 3+2 type chaos circuits |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102890184A (en) | Zero-crossing detection circuit based on optocoupler | |
| CN204258826U (en) | A kind of quadravalence Jerk circuit | |
| CN107612521A (en) | Single order high-pass filtering circuit based on memristor | |
| CN104113039A (en) | Over-voltage protection circuit | |
| CN104320245A (en) | Four-step Jerk circuit | |
| CN103298210B (en) | Overvoltage protection circuit and electronic device with same | |
| CN204290989U (en) | The multistage Jerk circuit of a kind of five rank Jerk circuit and expansion thereof | |
| CN103532696A (en) | Jerk circuit capable of producing double-scroll chaotic attractor | |
| TW201338261A (en) | Splitter | |
| CN104301093A (en) | Fifth-order Jerk circuit and multi-order Jerk circuit formed through expanding of fifth-order Jerk circuit | |
| CN103863186B (en) | School bus stop signpost control setup and method | |
| CN206075263U (en) | Multiplexing reception device based on single-chip microcomputer GPIO pins | |
| CN103457599A (en) | Chip routing selection circuit free of quiescent dissipation | |
| CN204349421U (en) | With the leakage protecting plug that ground wire high voltage detects | |
| CN104578798A (en) | Flyback switching power supply | |
| CN205846235U (en) | A kind of antenna controling circuit and electronic equipment | |
| CN203492033U (en) | Jerk circuit capable of generating double turbination chaotic attractor | |
| CN206945148U (en) | Temperature polling instrument with temperature storage | |
| CN106793335B (en) | A kind of multi order linear invariable power LED drive device | |
| CN206422761U (en) | A kind of switching signal detects circuit | |
| CN110460235A (en) | More level correction magnet power supplies based on Buck circuits cascading | |
| CN203520728U (en) | Hall element protection device | |
| CN205365482U (en) | Use circuit of solving non -contact switch hall and interfere on AMT selector shelves | |
| CN103199986A (en) | Four-dimensional chaotic system | |
| CN203661017U (en) | Comparator realization circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150128 |
|
| RJ01 | Rejection of invention patent application after publication |