CN108958348A - A kind of band gap reference of high PSRR - Google Patents
A kind of band gap reference of high PSRR Download PDFInfo
- Publication number
- CN108958348A CN108958348A CN201810915216.9A CN201810915216A CN108958348A CN 108958348 A CN108958348 A CN 108958348A CN 201810915216 A CN201810915216 A CN 201810915216A CN 108958348 A CN108958348 A CN 108958348A
- Authority
- CN
- China
- Prior art keywords
- tube
- pmos tube
- connects
- resistance
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 101100076863 Schizosaccharomyces pombe (strain 972 / ATCC 24843) mnh1 gene Proteins 0.000 claims description 31
- 239000003990 capacitor Substances 0.000 claims description 25
- 102100036285 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Human genes 0.000 claims description 20
- 101000875403 Homo sapiens 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Proteins 0.000 claims description 20
- 102100037224 Noncompact myelin-associated protein Human genes 0.000 claims description 10
- 101710184695 Noncompact myelin-associated protein Proteins 0.000 claims description 10
- 230000000284 resting effect Effects 0.000 abstract 1
- 102000004213 Neuropilin-2 Human genes 0.000 description 12
- 108090000770 Neuropilin-2 Proteins 0.000 description 12
- 101000704557 Homo sapiens Sulfiredoxin-1 Proteins 0.000 description 11
- 102100031797 Sulfiredoxin-1 Human genes 0.000 description 11
- 102000004207 Neuropilin-1 Human genes 0.000 description 8
- 108090000772 Neuropilin-1 Proteins 0.000 description 8
- 230000005611 electricity Effects 0.000 description 8
- 238000000034 method Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 230000005764 inhibitory process Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Control Of Electrical Variables (AREA)
- Amplifiers (AREA)
Abstract
A kind of band gap reference of high PSRR, belongs to electronic circuit technology field.Including power supply automatic biasing module, starting module, band-gap reference nucleus module and biasing module, supply voltage is converted to the first power rail signal as the power rail of biasing module by the 7th NMOS tube by power supply auto bias circuit, starting module and power supply automatic biasing module are that biasing module establishes biasing together, and biasing module provides biasing for band-gap reference nucleus module；The second switch and third switching tube of start-up circuit work when power supply is established and prevent entire circuit from resting on nought state, enter the backed off after random of normal operating conditions in circuit；Resistor network in start-up circuit is used to adjust the negative temperature coefficient voltage of band-gap reference nucleus module, and the positive temperature coefficient voltage superposition that the negative temperature coefficient voltage and band-gap reference nucleus module after adjusting generate generates reference voltage.The present invention has the characteristics that higher power supply rejection ability, structure is simple, precision is high and stability is high.
Description
Technical field
The invention belongs to electronic circuit technology fields, and in particular to a kind of band-gap reference circuit of high PSRR
Design.
Background technique
It is in high performance analog integrated circuit, numerical model analysis, number and power-supply management system design field, reference voltage source
Extremely important and common module is often applied in the circuits such as simulation and digital quantizer, power converter, power amplifier,
Its performance quality directly affects the precision and stabilization of whole system.Due to band-gap reference source circuit output and error amplifier or
Person is that operational amplifier links together, and becomes a part of error amplifier Differential Input, if power supply ripple or made an uproar
The inhibition that sound cannot access in band-gap reference circuit, then ripple voltage and power supply noise can become error amplifier
Input signal a part, be then amplified the output signal for seriously affecting circuit.In power management chip application, at present
Trend gradually move towards low operating supply voltage and low-power consumption.And with the reduction of operating voltage, signal noise is to band-gap reference
Precision will seem more prominent.Therefore, under lower and lower supply voltage, high power supply inhibits the band gap reference of PSR to become
It obtains more and more important.
Traditional band gap reference is as shown in Figure 1, include error amplifier A1, the mirror image that PMOS tube M1, M2 and M3 are constituted
Current source, resistance R14, R15 and positive-negative-positive bipolar junction transistor Q1, Q2, Q3.The reference voltage V then obtainedREFExpression formula
Are as follows:
Wherein VEBQ3It is the emitter and base voltage difference of bipolar junction transistor Q3；K is Boltzmann constant,
Q is the electricity of unit charge, and T is temperature, and N is the size ratio of positive-negative-positive bipolar junction transistor Q1 and Q2.By adjust resistance R14,
The ratio R of R1515/R14, available one substantially temperature independent reference voltage VREF。
Traditional band-gap reference circuit itself has good power supply rejection characteristic, in actual circuit, power supply rejection ratio
The frequency characteristic of (Power Supply Rejection Ratio, PSRR) performance not phase in entire input voltage range
Together, Earl benefit voltage and channel-length modulation generally can all lead to the variation of power supply rejection ratio PSRR.That is crystal
The output impedance of pipe changes with the variation of steady state bias situation (dram-source voltage or collector emitter voltage).
The core concept for improving power supply rejection ratio PSRR is to increase reference output voltage VREFTo the effective impedance of input supply voltage VDD.
If designing high-precision complete bandgap reference circuit, it usually needs additional circuit is added to improve the power supply of circuit electricity
Rejection ability is pressed, the complexity that this method will lead to circuit increases and additional power consumption introduces；On the other hand, in conventional belt
In amplifier band-gap reference generation circuit, due to asymmetry, amplifier will receive the influence of input " imbalance ", and being somebody's turn to do " imbalance " will affect electricity
The overall performance on road, while also will limit its precision.
Summary of the invention
The purpose of the present invention needs the additional circuit that is added for improving power supply aiming at above-mentioned traditional bandgap reference circuit
The problem of circuit complicated and power consumption increase caused by voltage rejection ratio, proposes a kind of band-gap reference of high PSRR
Power supply rejection ratio is improved in source in band gap reference internal circuit, while band gap reference proposed by the present invention can not use
Amplifier structure, avoid the introducing of amplifier input imbalance and the problem of confinement bandgap a reference source precision.
The technical solution of the present invention is as follows:
A kind of band gap reference of high PSRR, including power supply automatic biasing module, starting module, band-gap reference core
Module and biasing module,
The power supply automatic biasing module includes first resistor R1, second resistance R2, the first PMOS tube MP1, the second PMOS tube
MP2, third PMOS tube MP3, first capacitor C1, the second capacitor C2, the 7th NMOS tube MNH1 and first switch tube,
Generate the 7th NMOS tube MNH1's after the cascaded structure that supply voltage VDD passes through first resistor R1 and second resistance R2
Gate bias signal connects the grid of the 7th NMOS tube MNH1 and by being grounded GND after first capacitor C1；
The drain electrode of 7th NMOS tube MNH1 connects supply voltage VDD, and source electrode exports the first power rail signal VDD1 conduct
The power rail of the biasing module；
First PMOS tube MP1, the second PMOS tube MP2 and third PMOS tube MP3 are connected into diode type of attachment and successively go here and there
The gate bias signal of connection, the 6th NMOS tube MNH1 passes through the first PMOS tube MP1, the second PMOS tube MP2 and third PMOS tube MP3
Cascaded structure pass through first switch tube after be grounded GND；
Second capacitor C2 connects between the control terminal and ground GND of first switch tube；
The starting module include second switch and third switching tube and including 3rd resistor R3, the 5th resistance R5,
The resistor network of 6th resistance R6, the 7th resistance R7, the 8th resistance R8, the 9th resistance R9 and the tenth resistance R10,
Second switch and third switching tube constitute current mirror with first switch tube respectively, open in power up phase conducting second
Pipe and third switching tube are closed to generate the first enabling signal and the second enabling signal, after the completion of powering on shutdown second switch and
Third switching tube；
One end of 3rd resistor R3 connects second enabling signal, and the other end connects one end of the 5th resistance R5 and work
For the input terminal of the resistor network；
One end of 6th resistance R6 connects the other end of the 5th resistance R5 and first enabling signal, the other end connect
One end of 7th resistance R7 and one end of the 8th resistance R8；
One end of 9th resistance R9 connects the other end and the 8th resistance R8 of one end of the tenth resistance R10, the 7th resistance R7
The other end, the other end connect the tenth resistance R10 the other end simultaneously be grounded GND；
The power supply automatic biasing module and the starting module are that the biasing module establishes biasing, and the biasing module is
The band-gap reference nucleus module provides biasing；
The band-gap reference nucleus module is for generating positive temperature coefficient voltage and negative temperature parameter current, the negative temperature
Coefficient current connects the input terminal of the resistor network and generates negative temperature coefficient voltage, the subzero temperature on the resistor network
It spends coefficient voltages and the positive temperature coefficient voltage superposition generates reference voltage VREF。
Specifically, the 7th NMOS tube MNH1 is pressure pipe.
Specifically, the biasing module includes the 4th PMOS tube MP4, the 5th PMOS tube MP5, the 6th PMOS tube MP6, the tenth
One PMOS tube MP11, third NMOS tube MN3, the 4th NMOS tube MN4, the 5th NMOS tube MN5, the 6th NMOS tube MN6, the 6th NPN
Type triode NPN6, eleventh resistor R11, twelfth resistor R12 and thirteenth resistor R13,
The source electrode of 4th PMOS tube MP4 connects the 5th PMOS tube MP5, the 6th PMOS tube MP6 and the 11st PMOS tube MP11
Source electrode and connect the first power rail signal VDD1, drain electrode connection the 7th NMOS tube MNH1 gate bias signal pass through
Signal after the cascaded structure of first PMOS tube MP1, the second PMOS tube MP2 and third PMOS tube MP3, grid connection the 11st
The grid of PMOS tube MP11 and drain electrode and the drain electrode of third NMOS tube MN3；
The grid of 6th PMOS tube MP6 connects the drain electrode of the 6th NMOS tube MN6 and grid and the leakage of the 5th PMOS tube MP5
Pole and the current mirror for connecting the starting module, the grid of the 6th NMOS tube MN6 of drain electrode connection simultaneously generate second source rail letter
Number VDD2 provides biasing for the band-gap reference nucleus module；
After the grid of third NMOS tube MN3 connects the grid of the 4th NMOS tube MN4 and drains and pass through eleventh resistor R11
The first power rail signal VDD1 is connected, source electrode is grounded GND after passing through twelfth resistor R12；
The grid leak of 5th NMOS tube MN5 is shorted and connects the source electrode of the 4th NMOS tube MN4, and source electrode is grounded GND；
The base stage of 6th NPN type triode NPN6 connects the reference voltage VREF, collector the 6th NMOS tube of connection
The source electrode of MN6, emitter are grounded GND after passing through thirteenth resistor R13.
Specifically, the first switch tube is the first NPN type triode NPN1, the base stage of the first NPN type triode NPN1
Sum aggregate electrode interconnection simultaneously connects the gate bias signal of the 7th NMOS tube MNH1 by the first PMOS tube MP1, the second PMOS tube MP2
With the signal after the cascaded structure of third PMOS tube MP3, emitter ground connection.
Specifically, the band-gap reference nucleus module includes the 4th NPN type triode NPN4, the 5th NPN type triode
NPN5, the 4th resistance R4, third capacitor C3, the 4th capacitor C4, the first NMOS tube MN1, the second NMOS tube MN2, the 7th PMOS tube
MP7, the 8th PMOS tube MP8, the 9th PMOS tube MP9 and the tenth PMOS tube MP10,
The base stage of 4th NPN type triode NPN4 connects the base stage of the 5th NPN type triode NPN5, the first NMOS tube MN1
Drain electrode and the tenth PMOS tube MP10 grid and drain and export the reference voltage VREF, collector connection the 7th
The grid of PMOS tube MP7 emits with the grid of drain electrode and the 8th PMOS tube MP8 and by being grounded GND after third capacitor C3
Pole passes through the emitter of the 5th NPN type triode NPN5 of connection after the 4th resistance R4；
The source electrode of 8th PMOS tube MP8 connects the 7th PMOS tube MP7, the 9th PMOS tube MP9 and the tenth PMOS tube MP10's
Source electrode simultaneously connects the second source rail signal VDD2, the collector and the 9th of the 5th NPN type triode NPN5 of drain electrode connection
The grid of PMOS tube MP9 and by being grounded GND after the 4th capacitor C4；
The grid leak of second NMOS tube MN2 is shorted and connects the leakage of the grid and the 9th PMOS tube MP9 of the first NMOS tube MN1
Pole, source electrode connect the source electrode of the first NMOS tube MN1 and are grounded GND.
Specifically, the second switch is the second NPN type triode NPN2, the third switching tube is third NPN type
Triode NPN3,
The base stage of second NPN type triode NPN2 connects the control terminal of the first switch tube, described in emitter output
First enabling signal, collector connect the grid of the 5th PMOS tube MP5 in the biasing module as biasing module foundation
Offset signal；
The base stage of third NPN type triode NPN3 connects the control terminal of the first switch tube, described in emitter output
Second enabling signal, collector connect the collector of the 4th NPN type triode NPN4 in the band-gap reference nucleus module, the
The emitter of four NPN type triode NPN4 connects the input terminal of the resistor network after passing through the 4th resistance R4.
The operation principle of the present invention is that:
Supply voltage VDD is converted to the first power rail by the 7th NMOS tube MNH1 by power supply automatic biasing module in the present invention
Power rail of the signal VDD1 as biasing module, biasing module are band-gap reference core mould further according to the first power rail signal VDD1
Block provides biasing；The second switch and third switching tube of starting module work when power supply is established and prevent entire circuit from stopping
Nought state is stayed in, enters the backed off after random of normal operating conditions in circuit；Power supply automatic biasing module and starting module are described together
Biasing module establishes biasing；Start-up circuit also adjusts the negative temperature coefficient electricity that band-gap reference nucleus module generates by resistor network
Pressure, the positive temperature coefficient voltage superposition that the negative temperature coefficient voltage after adjusting is generated with band-gap reference nucleus module is to generate
One temperature independent reference voltage VREF；Since the second source rail signal VDD2 of band-gap reference nucleus module is by inclined
The 6th PMOS tube MP6 set in module is isolated with the first power rail signal VDD1, and the first power rail signal VDD1 is by
Seven NMOS tube MNH1 are isolated with supply voltage VDD, so that the reference voltage V generatedREFWith higher power supply rejection ratio.
The invention has the benefit that the reference voltage V that the present invention generatesREFDue to be isolated with supply voltage VDD without
By the influence of noise from supply voltage VDD, there is higher power supply to inhibit PSR ability；By in band-gap reference core mould
Increase feedback loop in block and stabilizes reference voltage VREFVoltage value, further improve band gap reference power supply inhibit
Than；Circuit structure of the present invention is simple, and avoids to input to lack of proper care using amplifier structure bring amplifier and introduce and confinement bandgap base
The problem of quasi- source precision.
Detailed description of the invention
Fig. 1 is the schematic diagram of the band gap reference of conventional belt amplifier structure.
Fig. 2 is a kind of a kind of realization circuit of band gap reference of high PSRR proposed by the present invention in embodiment
Structure chart.
Fig. 3 is a kind of power supply rejection ratio simulation result diagram of the band gap reference of high PSRR proposed by the present invention.
Fig. 4 is a kind of temperature characterisitic simulation result diagram of the band gap reference of high PSRR proposed by the present invention.
Specific embodiment
The present invention is described in detail in the following with reference to the drawings and specific embodiments.
A kind of band gap reference of high PSRR proposed by the present invention, including power supply automatic biasing module, starting module,
Band-gap reference nucleus module and biasing module, wherein the structure of power supply automatic biasing module is as shown in Fig. 2, power supply automatic biasing module packet
Include first resistor R1, second resistance R2, the first PMOS tube MP1, the second PMOS tube MP2, third PMOS tube MP3, first capacitor C1,
Second capacitor C2, the 7th NMOS tube MNH1 and first switch tube, supply voltage VDD pass through first resistor R1's and second resistance R2
The gate bias signal that the 7th NMOS tube MNH1 is generated after cascaded structure connects the grid of the 7th NMOS tube MNH1 and passes through first
GND is grounded after capacitor C1；The drain electrode of 7th NMOS tube MNH1 connects supply voltage VDD, and source electrode exports the first power rail signal
Power rail of the VDD1 as biasing module；First PMOS tube MP1, the second PMOS tube MP2 and third PMOS tube MP3 are connected into diode
Type of attachment is simultaneously sequentially connected in series, and the gate bias signal of the 6th NMOS tube MNH1 passes through the first PMOS tube MP1, the second PMOS tube
The cascaded structure of MP2 and third PMOS tube MP3 are grounded GND after passing through first switch tube；Second capacitor C2 connects in first switch
Between the control terminal and ground GND of pipe.
The structure of start-up circuit as shown in Fig. 2, include second switch and third switching tube and including 3rd resistor R3,
The resistance net of 5th resistance R5, the 6th resistance R6, the 7th resistance R7, the 8th resistance R8, the 9th resistance R9 and the tenth resistance R10
Network, second switch and third switching tube constitute current mirror with first switch tube respectively, and second switch is connected in power up phase
With third switching tube to generate the first enabling signal and the second enabling signal, shutdown second switch and third after the completion of powering on
Switching tube；One end of 3rd resistor R3 is denoted as node C the second enabling signal of connection, and the other end is denoted as the 5th electricity of node D connection
The negative temperature parameter current for hindering one end of R5 and generating as the input terminal of resistor network connection band-gap reference nucleus module, passes through
Adjust the negative temperature coefficient voltage in resistor network adjusting band-gap reference nucleus module；One end of 6th resistance R6 is denoted as node B
The other end and the first enabling signal of the 5th resistance R5 are connected, the other end connects one end and the 8th resistance R8 of the 7th resistance R7
One end；One end of 9th resistance R9 connects one end of the tenth resistance R10, the other end of the 7th resistance R7 and the 8th resistance R8's
The other end, the other end connect the other end of the tenth resistance R10 and are grounded GND.
Wherein triode form or metal-oxide-semiconductor form can be used in first switch tube, second switch and third switching tube, this
Embodiment is by taking NPN type triode form as an example, as shown in Fig. 2, first switch tube is the first NPN type triode NPN1, the first NPN
The base stage sum aggregate electrode interconnection of type triode NPN1 is denoted as node A and connects the gate bias signal process of the 7th NMOS tube MNH1
Signal after the cascaded structure of first PMOS tube MP1, the second PMOS tube MP2 and third PMOS tube MP3, emitter ground connection.The
Two switching tubes are the second NPN type triode NPN2, and third switching tube is third NPN type triode NPN3, the second NPN type triode
The control terminal of the base stage connection first switch tube of NPN2, emitter export the first enabling signal, collector connection biasing mould
Block simultaneously helps the biasing module to establish offset signal；The control of the base stage connection first switch tube of third NPN type triode NPN3
End processed, emitter export the second enabling signal, and collector connects the 4th NPN type triode in band-gap reference nucleus module
The collector of NPN4, the input terminal that the emitter of the 4th NPN type triode NPN4 passes through connection resistor network after the 4th resistance R4.
Power supply automatic biasing module and starting module can regard a branch as, power in power vd D, circuit start process
In, when supply voltage VDD is powered on more than the first PMOS tube MP1, the gate source voltage of the second PMOS tube MP2 and third PMOS tube and
The sum of the base-emitter voltage of one NPN type triode NPN1 3Vgs+VbeAfterwards, this branch can be connected, the work of circuit
Point is begun setting up, and until supply voltage VDD powers on completion, the electric current of this branch and each node voltage are assured that.
In view of the application conditions of circuit, the power rail of this branch of power supply automatic biasing module and starting module be can choose
For VDD=12V, and if using 0.35um BCD technique, the supply voltage of standard is 5V, i.e. the first power rail signal VDD1
It can choose and need for 5V, the 7th NMOS tube MNH1 for realizing that voltage is converted at this time into pressure pipe, preferably pressure resistance LDMOS pipe.
It is band-gap reference core that biasing module establishes offset signal under the control of power supply automatic biasing module and starting module
Module provides biasing, gives a kind of way of realization of biasing module, including the 4th PMOS tube MP4, the 5th PMOS as shown in Figure 2
Pipe MP5, the 6th PMOS tube MP6, the 11st PMOS tube MP11, third NMOS tube MN3, the 4th NMOS tube MN4, the 5th NMOS tube
MN5, the 6th NMOS tube MN6, the 6th NPN type triode NPN6, eleventh resistor R11, twelfth resistor R12 and thirteenth resistor
The source electrode of R13, the 4th PMOS tube MP4 connect the source of the 5th PMOS tube MP5, the 6th PMOS tube MP6 and the 11st PMOS tube MP11
Pole simultaneously connects the first power rail signal VDD1, and the gate bias signal of the 7th NMOS tube MNH1 of drain electrode connection passes through the first PMOS
Signal after the cascaded structure of pipe MP1, the second PMOS tube MP2 and third PMOS tube MP3, grid connect the 11st PMOS tube
The grid of MP11 and drain electrode and the drain electrode of third NMOS tube MN3；The grid of 6th PMOS tube MP6 connects the 6th NMOS tube MN6
Drain electrode and the 5th PMOS tube MP5 grid and drain and connect the current collection of the second NPN type triode NPN2 in starting module
Pole, it is that band-gap reference nucleus module mentions that drain electrode, which connects the grid of the 6th NMOS tube MN6 and generates second source rail signal VDD2,
For biasing；After the grid of third NMOS tube MN3 connects the grid of the 4th NMOS tube MN4 and drains and pass through eleventh resistor R11
The first power rail signal VDD1 is connected, source electrode is grounded GND after passing through twelfth resistor R12；The grid leak of 5th NMOS tube MN5 is short
The source electrode of the 4th NMOS tube MN4 is connect and connects, source electrode is grounded GND；The base stage connection benchmark electricity of 6th NPN type triode NPN6
Press VREF, the source electrode of the 6th NMOS tube MN6 of collector connection, emitter is by being grounded GND after thirteenth resistor R13.
Band-gap reference nucleus module is for generating positive temperature coefficient voltage and negative temperature parameter current, negative temperature parameter current
The input terminal for connecting resistor network in starting module generates negative temperature coefficient voltage, the negative temperature system of generation on resistor network
Number voltage and positive temperature coefficient voltage superposition generate reference voltage VREF, the one of band-gap reference nucleus module is given as shown in Figure 2
Kind of way of realization, including the 4th NPN type triode NPN4, the 5th NPN type triode NPN5, the 4th resistance R4, third capacitor C3,
4th capacitor C4, the first NMOS tube MN1, the second NMOS tube MN2, the 7th PMOS tube MP7, the 8th PMOS tube MP8, the 9th PMOS tube
The base stage of MP9 and the tenth PMOS tube MP10, the 4th NPN type triode NPN4 connects the base stage of the 5th NPN type triode NPN5, the
The drain electrode of one NMOS tube MN1 and the grid of the tenth PMOS tube MP10 and drain electrode and outputting reference voltage VREF, collector connection
The grid of the grid of 7th PMOS tube MP7 and drain electrode and the 8th PMOS tube MP8 and by being grounded GND after third capacitor C3,
Emitter passes through the emitter of the 5th NPN type triode NPN5 of connection after the 4th resistance R4；The source electrode of 8th PMOS tube MP8 connects
The source electrode of 7th PMOS tube MP7, the 9th PMOS tube MP9 and the tenth PMOS tube MP10 simultaneously connect second source rail signal VDD2,
The collector of the 5th NPN type triode NPN5 of drain electrode connection and the grid of the 9th PMOS tube MP9 are simultaneously followed by by the 4th capacitor C4
Ground GND；The grid leak of second NMOS tube MN2 is shorted and connects the drain electrode of the grid and the 9th PMOS tube MP9 of the first NMOS tube MN1,
Its source electrode connects the source electrode of the first NMOS tube MN1 and is grounded GND.
The course of work and working principle of the present embodiment are as follows.
Power supply automatic biasing module provides constant gate bias voltage for the 7th NMOS tube MNH1, reduces the 7th NMOS tube
The gate source voltage Vgs of MNH1 generates the first power rail signal VDD1.It is completed when the first power rail signal VDD1 is established, biasing module
Two gate source voltage Vgs voltages are generated by the 4th NMOS tube MN4 and the 5th NMOS tube MN5 of two diode connections, thus
One bias current is generated on twelfth resistor R12, provides bias point for the 11st PMOS tube MP11.Flow through the 4th PMOS tube
The first NPN type triode NPN1 that the electric current of MP4 and the electric current of power supply automatic biasing module are superimposed upon base-collector junction short circuit is generated
Base voltage is that establish base stage inclined by the second NPN type triode NPN2 and third NPN type triode NPN3 by current-mirror structure
It sets.The resistance on the first NPN type triode NPN1 and the second NPN type triode NPN2 and node B to ground constitutes Wildar current mirror,
The 5th PMOS tube MP5 that the electric current of mirror image power supply automatic biasing module is connected to diode, to establish the 5th for biasing module
The biasing of the grid voltage of PMOS tube MP5 and the 6th PMOS tube MP6.First NPN type triode NPN1 and third NPN type triode
The resistance on NPN3 and C node to ground equally constitutes Wildar current mirror, is similarly the metal-oxide-semiconductor being attached thereto and provides gate bias,
Wilson current mirror is readily modified as common-source common-gate current mirror in some embodiments.From the electric current of the 6th PMOS tube MP6 mirror image point to
4 branches of band-gap reference nucleus module are respectively the MOS in band-gap reference nucleus module by the metal-oxide-semiconductor that diode connects
Tube grid and transistor base provide bias voltage.
In starting module, the second NPN type triode NPN2 and third NPN type triode NPN3 are starting pipe, with power supply
Voltage VDD is powered on, and the electric current for flowing through the second NPN type triode NPN2 and third NPN type triode NPN3 also becomes larger therewith, B, C
Node is that the voltage of the first enabling signal and the second enabling signal generated is raised therewith；Second NPN type after final start completion
Triode NPN2 and third NPN type triode NPN3 can be turned off, so flowing through the second NPN type triode NPN2 and under stable state
The electric current of three NPN type triode NPN3 is 0.
The working principle of band-gap reference nucleus module is as follows:
4th NPN type triode NPN4, the 5th NPN type triode NPN5 and the 4th resistance R4 are for generating positive temperature coefficient
PTAT current accesses the resistor network in starting module.4th resistance R4 both ends pressure drop be the 4th NPN type triode NPN4 and
The difference Δ V of the base emitter voltage of 5th NPN type triode NPN5BE, it is typically chosen the 4th NPN type triode NPN4 and
The number in parallel of five NPN type triode NPN5 is 8:1, so flowing through the expression formula of the electric current of the 4th resistance R4 are as follows:
Electric current due to flowing through the second NPN type triode NPN2 and third NPN type triode NPN3 under stable state is 0, D node
The electric current of output is only the sum of the electric current for flowing through the 4th NPN type triode NPN4 and the 5th NPN type triode NPN5.The present embodiment
The middle current mirror mirror ratio for forming the 7th PMOS tube MP7 and the 8th PMOS tube MP8 is set as 1:1, so this two branch electricity
It flows identical.So the voltage on node D is a negative temperature coefficient voltage
RDFor D node (i.e. the input terminal of resistor network) to the resistance on ground.Bandgap voltage reference is a negative temperature coefficient
Voltage and a positive temperature coefficient voltage scale coefficient are added to obtain.Due to the base emitter voltage V of triodeBEHave
Negative temperature coefficient feature, so can by the base emitter voltage that D point voltage is superimposed with the 5th NPN type triode NPN5 again
To obtain bandgap voltage reference VREF, i.e., the base voltage of the 4th NPN type triode NPN4 and the 5th NPN type triode NPN5 is just
It is the reference voltage V that the present invention generates for bandgap voltage referenceREF:
According to circuit technology NPN triode Δ VbeAnd VbeTemperature coefficient be
The available temperature independent bandgap voltage reference V of ratio of resistance is adjusted according to the proportionality coefficient of formulaREF,
I.e. in resistor network node B to ground equivalent resistance be used for trim and change the D node in above formula to ground resistance RD, to adjust
Negative temperature coefficient voltage in whole band-gap reference nucleus module.
5th NPN type triode NPN5, the 9th PMOS tube MP9, the first NMOS tube MN1 and in band-gap reference nucleus module
Two NMOS tube MN2 constitute a negative feedback loop, are used for stable reference voltage VREFVoltage value, prevent reference voltage VREFIn power supply
Biggish fluctuation is generated when shake or load variation.As reference voltage VREFWhen voltage value is interfered and generates variation, by negative
The effect of feedback control loop is quickly reference voltage VREFRetract initial value.4th capacitor C4 is used for the frequency stability of feedback loop
Compensation.
Band gap reference realizes that high power supply inhibits the core concept of PSR to be desirable to the small signal disturbance from supply voltage VDD
It is as few as possible that reference voltage V is transmitted to by transistorREFPlace, for traditional band-gap reference electricity being made of amplifier clamper
Road, the PSR for improving benchmark just needs to improve the gain of amplifier and the PSR of amplifier, and the PSR that this circuit improves reference circuit is main
It is realized by the 6th PMOS tube MP6 in the 7th NMOS tube MNH1 and biasing module.Supply voltage VDD passes through the 7th NMOS tube
MNH1 reduces a drain-source voltage Vgs and obtains the first power rail signal VDD1, when there are noises to generate small signal by supply voltage VDD
When disturbance, noise is kept apart by the 7th NMOS tube MNH1 by drain terminal and the first power rail signal VDD1, to will not be crosstalked into
On first power rail signal VDD1；First power rail signal VDD1 passes through the 6th PMOS tube MP6 again and generates second source rail signal
VDD2 forms isolation, is further ensured that second source rail signal VDD2 will not change with the crosstalk of supply voltage VDD, so this
Invent the reference voltage V generatedREFSubstantially it not will receive the influence of noise from supply voltage VDD, there is high good power supply to inhibit
PSR ability.
Fig. 3 is the simulation scenarios of the power supply rejection ability of band gap reference proposed by the present invention, it can be seen that the present invention mentions
127B can be reached when the power supply rejection ratio PSRR low frequency of band gap reference out, still have 47dB in the case where 1MHz, had non-
Often good power supply inhibits PSR performance.
Fig. 4 is the temperature characterisitic simulation scenarios of band gap reference proposed by the present invention, in -40 DEG C~125 DEG C temperature ranges
It is interior, the temperature coefficient of band gap reference are as follows:
Wherein VMAXAnd VMINRespectively indicate reference voltage V in Fig. 4REFMaximum value and minimum value.
In conclusion band gap reference proposed by the present invention, is isolated by two layers by the benchmark of supply voltage VDD and generation
Voltage VREFKeep apart, so that the reference voltage V that the present invention generatesREFSubstantially the noise shadow from supply voltage VDD is not will receive
It rings, there is better power supply to inhibit PSR ability；The subzero temperature of band-gap reference nucleus module is adjusted by the resistor network of starting module
Coefficient voltages are spent, the design of feedback loop is increased in band-gap reference nucleus module, are used for stable reference voltage VREFVoltage
Value, further increases the power supply rejection ratio of band gap reference；Not increasing additional circuit can be achieved with improving power supply rejection ratio
Effect, circuit structure is simple, and avoid using amplifier structure bring amplifier input imbalance introduce and confinement bandgap benchmark
The problem of source precision.
Those skilled in the art disclosed the technical disclosures can make various do not depart from originally according to the present invention
Various other specific variations and combinations of essence are invented, these variations and combinations are still within the scope of the present invention.
Claims (6)
1. a kind of band gap reference of high PSRR, which is characterized in that including power supply automatic biasing module, starting module, band
Gap benchmark nucleus module and biasing module,
The power supply automatic biasing module includes first resistor (R1), second resistance (R2), the first PMOS tube (MP1), the 2nd PMOS
Manage (MP2), third PMOS tube (MP3), first capacitor (C1), the second capacitor (C2), the 7th NMOS tube (MNH1) and first switch
Pipe,
Supply voltage (VDD) is by generating the 7th NMOS tube after first resistor (R1) and the cascaded structure of second resistance (R2)
(MNH1) gate bias signal connects the grid of the 7th NMOS tube (MNH1) and is grounded (GND) afterwards by first capacitor (C1)；
The drain electrode of 7th NMOS tube (MNH1) connects supply voltage (VDD), and source electrode exports the first power rail signal (VDD1) and makees
For the power rail of the biasing module；
First PMOS tube (MP1), the second PMOS tube (MP2) and third PMOS tube (MP3) are connected into diode type of attachment and successively
Series connection, the gate bias signal of the 6th NMOS tube (MNH1) is by the first PMOS tube (MP1), the second PMOS tube (MP2) and third
The cascaded structure of PMOS tube (MP3) is grounded (GND) after passing through first switch tube；
Second capacitor (C2) connects between the control terminal and ground (GND) of first switch tube；
The starting module include second switch and third switching tube and including 3rd resistor (R3), the 5th resistance (R5),
6th resistance (R6), the 7th resistance (R7), the 8th resistance (R8), the 9th resistance (R9) and the tenth resistance (R10) resistor network,
Second switch and third switching tube constitute current mirror with first switch tube respectively, and second switch is connected in power up phase
With third switching tube to generate the first enabling signal and the second enabling signal, shutdown second switch and third after the completion of powering on
Switching tube；
One end of 3rd resistor (R3) connects second enabling signal, and the other end connects one end of the 5th resistance (R5) and work
For the input terminal of the resistor network；
One end of 6th resistance (R6) connects the other end of the 5th resistance (R5) and first enabling signal, the other end connect
One end of 7th resistance (R7) and one end of the 8th resistance (R8)；
One end of 9th resistance (R9) connects the other end and the 8th resistance of one end of the tenth resistance (R10), the 7th resistance (R7)
(R8) the other end, the other end connect the other end of the tenth resistance (R10) and ground connection (GND)；
The power supply automatic biasing module and the starting module are that the biasing module establishes biasing, and the biasing module is described
Band-gap reference nucleus module provides biasing；
The band-gap reference nucleus module is for generating positive temperature coefficient voltage and negative temperature parameter current, the negative temperature coefficient
Electric current connects the input terminal of the resistor network and generates negative temperature coefficient voltage, the negative temperature system on the resistor network
Number voltage and the positive temperature coefficient voltage superposition generate reference voltage (VREF)。
2. the band gap reference of high PSRR according to claim 1, which is characterized in that the 7th NMOS tube
It (MNH1) is pressure pipe.
3. the band gap reference of high PSRR according to claim 1, which is characterized in that the biasing module includes
4th PMOS tube (MP4), the 5th PMOS tube (MP5), the 6th PMOS tube (MP6), the 11st PMOS tube (MP11), third NMOS tube
(MN3), the 4th NMOS tube (MN4), the 5th NMOS tube (MN5), the 6th NMOS tube (MN6), the 6th NPN type triode (NPN6),
Eleventh resistor (R11), twelfth resistor (R12) and thirteenth resistor (R13),
The source electrode of 4th PMOS tube (MP4) connects the 5th PMOS tube (MP5), the 6th PMOS tube (MP6) and the 11st PMOS tube
(MP11) source electrode simultaneously connects the first power rail signal (VDD1), and the grid of drain electrode the 7th NMOS tube (MNH1) of connection is inclined
Signal of the confidence number after the cascaded structure of the first PMOS tube (MP1), the second PMOS tube (MP2) and third PMOS tube (MP3),
The grid of its grid the 11st PMOS tube (MP11) of connection and drain electrode and the drain electrode of third NMOS tube (MN3)；
The grid of 6th PMOS tube (MP6) connect the drain electrode of the 6th NMOS tube (MN6) and the grid of the 5th PMOS tube (MP5) and
The current mirror of the starting module is drained and connects, the grid of drain electrode the 6th NMOS tube (MN6) of connection simultaneously generates second source
Rail signal (VDD2) provides biasing for the band-gap reference nucleus module；
The grid of third NMOS tube (MN3) connects the grid of the 4th NMOS tube (MN4) and drains and pass through eleventh resistor (R11)
After connect the first power rail signal (VDD1), source electrode is grounded (GND) afterwards by twelfth resistor (R12)；
The grid leak of 5th NMOS tube (MN5) is shorted and connects the source electrode of the 4th NMOS tube (MN4), and source electrode is grounded (GND)；
The base stage of 6th NPN type triode (NPN6) connects the reference voltage (VREF), collector connects the 6th NMOS tube
(MN6) source electrode, emitter are grounded (GND) afterwards by thirteenth resistor (R13).
4. the band gap reference of high PSRR according to claim 1, which is characterized in that the first switch tube is
First NPN type triode (NPN1), the base stage sum aggregate electrode interconnection of the first NPN type triode (NPN1) simultaneously connect the 7th NMOS tube
(MNH1) gate bias signal is by the first PMOS tube (MP1), the string of the second PMOS tube (MP2) and third PMOS tube (MP3)
Signal after being coupled structure, emitter ground connection.
5. the band gap reference of high PSRR according to claim 3, which is characterized in that the band-gap reference core
Module includes the 4th NPN type triode (NPN4), the 5th NPN type triode (NPN5), the 4th resistance (R4), third capacitor
(C3), the 4th capacitor (C4), the first NMOS tube (MN1), the second NMOS tube (MN2), the 7th PMOS tube (MP7), the 8th PMOS tube
(MP8), the 9th PMOS tube (MP9) and the tenth PMOS tube (MP10),
The base stage of 4th NPN type triode (NPN4) connects base stage, the first NMOS tube of the 5th NPN type triode (NPN5)
(MN1) grid of drain electrode and the tenth PMOS tube (MP10) and drain electrode simultaneously export the reference voltage (VREF), collector connects
The grid for connecing the 7th PMOS tube (MP7) is followed by with the grid of drain electrode and the 8th PMOS tube (MP8) and by third capacitor (C3)
Ground (GND), emitter connect the emitter of the 5th NPN type triode (NPN5) by the 4th resistance (R4) afterwards；
The source electrode of 8th PMOS tube (MP8) connects the 7th PMOS tube (MP7), the 9th PMOS tube (MP9) and the tenth PMOS tube
(MP10) source electrode simultaneously connects the second source rail signal (VDD2), drain electrode the 5th NPN type triode (NPN5) of connection
Collector and the grid of the 9th PMOS tube (MP9) are simultaneously grounded (GND) afterwards by the 4th capacitor (C4)；
The grid leak of second NMOS tube (MN2) is shorted and connects the grid of the first NMOS tube (MN1) and the leakage of the 9th PMOS tube (MP9)
Pole, source electrode connect the source electrode of the first NMOS tube (MN1) and ground connection (GND).
6. the band gap reference of high PSRR according to claim 5, which is characterized in that the second switch is
Second NPN type triode (NPN2), the third switching tube are third NPN type triode (NPN3),
The base stage of second NPN type triode (NPN2) connects the control terminal of the first switch tube, emitter output described the
One enabling signal, collector connect the grid of the 5th PMOS tube (MP5) in the biasing module as biasing module foundation
Offset signal；
The base stage of third NPN type triode (NPN3) connects the control terminal of the first switch tube, emitter output described the
Two enabling signals, collector connect the collector of the 4th NPN type triode (NPN4) in the band-gap reference nucleus module, the
The emitter of four NPN type triodes (NPN4) connects the input terminal of the resistor network by the 4th resistance (R4) afterwards.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810915216.9A CN108958348B (en) | 2018-08-13 | 2018-08-13 | A kind of band gap reference of high PSRR |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810915216.9A CN108958348B (en) | 2018-08-13 | 2018-08-13 | A kind of band gap reference of high PSRR |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108958348A true CN108958348A (en) | 2018-12-07 |
| CN108958348B CN108958348B (en) | 2019-11-01 |
Family
ID=64469586
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810915216.9A Expired - Fee Related CN108958348B (en) | 2018-08-13 | 2018-08-13 | A kind of band gap reference of high PSRR |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108958348B (en) |
Cited By (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109917842A (en) * | 2019-04-16 | 2019-06-21 | 卓捷创芯科技（深圳）有限公司 | A kind of metastable clamper feedback start-up circuit of elimination automatic biasing band-gap reference degeneracy |
| CN110320954A (en) * | 2019-08-16 | 2019-10-11 | 电子科技大学 | A kind of Low Drift Temperature band-gap reference circuit based on curvature compensation |
| CN111240395A (en) * | 2020-01-20 | 2020-06-05 | 中国电子科技集团公司第二十四研究所 | Reference voltage source with high power supply rejection ratio |
| CN111324168A (en) * | 2018-12-17 | 2020-06-23 | 比亚迪股份有限公司 | Band gap reference source |
| CN112234946A (en) * | 2020-10-29 | 2021-01-15 | 电子科技大学 | Switched capacitor amplifier |
| CN112882526A (en) * | 2020-07-23 | 2021-06-01 | 苏州纳芯微电子股份有限公司 | Signal transmitting circuit of analog optocoupler |
| CN112947667A (en) * | 2021-03-15 | 2021-06-11 | 清华大学 | Band-gap reference voltage source circuit |
| CN113031689A (en) * | 2021-03-02 | 2021-06-25 | 河南科技大学 | Band-gap reference voltage source circuit for response surface optimization, optimization method and application thereof |
| CN113067466A (en) * | 2021-05-19 | 2021-07-02 | 上海鸿晔电子科技股份有限公司 | Voltage source circuit and power management chip |
| CN113220057A (en) * | 2021-04-21 | 2021-08-06 | 电子科技大学 | High-noise-resistance floating band-gap reference source |
| CN113485512A (en) * | 2021-07-26 | 2021-10-08 | 大连理工大学 | Low-power-consumption improved band-gap reference temperature reading circuit |
| CN113885634A (en) * | 2021-11-02 | 2022-01-04 | 苏州华矽共创信息技术合伙企业(有限合伙) | Band-gap reference voltage source suitable for low-current gain type NPN triode |
| CN113934249A (en) * | 2021-11-02 | 2022-01-14 | 苏州华矽共创信息技术合伙企业(有限合伙) | Band-gap reference voltage source suitable for low-current gain type NPN triode |
| CN114115433A (en) * | 2021-12-29 | 2022-03-01 | 苏州锴威特半导体股份有限公司 | Band gap reference circuit |
| CN114115423A (en) * | 2021-12-17 | 2022-03-01 | 贵州振华风光半导体股份有限公司 | Band-gap reference current source circuit with digital control |
| CN114253338A (en) * | 2021-12-14 | 2022-03-29 | 上海富芮坤微电子有限公司 | Bandgap reference voltage generating circuit |
| CN114675707A (en) * | 2022-04-27 | 2022-06-28 | 珠海天威技术开发有限公司 | Band gap reference circuit and chip |
| CN115016581A (en) * | 2022-05-31 | 2022-09-06 | 电子科技大学长三角研究院(湖州) | Band-gap reference circuit structure with starting circuit |
| CN115016592A (en) * | 2022-06-29 | 2022-09-06 | 北京领创医谷科技发展有限责任公司 | Band-gap reference source circuit |
| CN115421549A (en) * | 2021-06-01 | 2022-12-02 | 上海艾为电子技术股份有限公司 | Self-biased band-gap reference circuit and control method thereof, power supply circuit and electronic equipment |
| CN117008676A (en) * | 2023-08-17 | 2023-11-07 | 荣湃半导体（上海）有限公司 | Self-starting circuit for band-gap reference circuit |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101004617A (en) * | 2005-10-27 | 2007-07-25 | 瑞昱半导体股份有限公司 | Startup circuit and startup method for bandgap voltage generator |
| KR20090014591A (en) * | 2007-08-06 | 2009-02-11 | (주)태진기술 | Band gap reference using cmos |
| CN102053645A (en) * | 2011-01-31 | 2011-05-11 | 成都瑞芯电子有限公司 | Wide-input voltage high-power supply rejection ratio reference voltage source |
| CN103809647A (en) * | 2014-03-13 | 2014-05-21 | 苏州芯动科技有限公司 | Reference voltage source with high power supply rejection ratio |
| CN104503530A (en) * | 2015-01-09 | 2015-04-08 | 中国科学技术大学 | High-performance high-reliability reference voltage source of low-voltage complementary metal oxide semiconductor (CMOS) |
| CN105786075A (en) * | 2016-04-20 | 2016-07-20 | 广东工业大学 | Pre-regulator circuit capable of increasing band-gap reference power supply rejection ratio |
-
2018
- 2018-08-13 CN CN201810915216.9A patent/CN108958348B/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101004617A (en) * | 2005-10-27 | 2007-07-25 | 瑞昱半导体股份有限公司 | Startup circuit and startup method for bandgap voltage generator |
| KR20090014591A (en) * | 2007-08-06 | 2009-02-11 | (주)태진기술 | Band gap reference using cmos |
| CN102053645A (en) * | 2011-01-31 | 2011-05-11 | 成都瑞芯电子有限公司 | Wide-input voltage high-power supply rejection ratio reference voltage source |
| CN103809647A (en) * | 2014-03-13 | 2014-05-21 | 苏州芯动科技有限公司 | Reference voltage source with high power supply rejection ratio |
| CN104503530A (en) * | 2015-01-09 | 2015-04-08 | 中国科学技术大学 | High-performance high-reliability reference voltage source of low-voltage complementary metal oxide semiconductor (CMOS) |
| CN105786075A (en) * | 2016-04-20 | 2016-07-20 | 广东工业大学 | Pre-regulator circuit capable of increasing band-gap reference power supply rejection ratio |
Cited By (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111324168A (en) * | 2018-12-17 | 2020-06-23 | 比亚迪股份有限公司 | Band gap reference source |
| CN111324168B (en) * | 2018-12-17 | 2022-02-15 | 比亚迪半导体股份有限公司 | Band gap reference source |
| CN109917842A (en) * | 2019-04-16 | 2019-06-21 | 卓捷创芯科技（深圳）有限公司 | A kind of metastable clamper feedback start-up circuit of elimination automatic biasing band-gap reference degeneracy |
| CN110320954A (en) * | 2019-08-16 | 2019-10-11 | 电子科技大学 | A kind of Low Drift Temperature band-gap reference circuit based on curvature compensation |
| CN110320954B (en) * | 2019-08-16 | 2020-05-01 | 电子科技大学 | Low-temperature drift band gap reference circuit based on concave-convex curvature compensation |
| CN111240395B (en) * | 2020-01-20 | 2021-12-21 | 中国电子科技集团公司第二十四研究所 | Reference voltage source with high power supply rejection ratio |
| CN111240395A (en) * | 2020-01-20 | 2020-06-05 | 中国电子科技集团公司第二十四研究所 | Reference voltage source with high power supply rejection ratio |
| CN112882526A (en) * | 2020-07-23 | 2021-06-01 | 苏州纳芯微电子股份有限公司 | Signal transmitting circuit of analog optocoupler |
| CN112234946A (en) * | 2020-10-29 | 2021-01-15 | 电子科技大学 | Switched capacitor amplifier |
| CN112234946B (en) * | 2020-10-29 | 2023-04-28 | 电子科技大学 | Switch capacitor amplifier |
| CN113031689A (en) * | 2021-03-02 | 2021-06-25 | 河南科技大学 | Band-gap reference voltage source circuit for response surface optimization, optimization method and application thereof |
| CN112947667A (en) * | 2021-03-15 | 2021-06-11 | 清华大学 | Band-gap reference voltage source circuit |
| CN113220057A (en) * | 2021-04-21 | 2021-08-06 | 电子科技大学 | High-noise-resistance floating band-gap reference source |
| CN113220057B (en) * | 2021-04-21 | 2021-12-31 | 电子科技大学 | High-noise-resistance floating band-gap reference source |
| CN113067466B (en) * | 2021-05-19 | 2022-06-24 | 上海鸿晔电子科技股份有限公司 | Voltage source circuit and power management chip |
| CN113067466A (en) * | 2021-05-19 | 2021-07-02 | 上海鸿晔电子科技股份有限公司 | Voltage source circuit and power management chip |
| CN115421549A (en) * | 2021-06-01 | 2022-12-02 | 上海艾为电子技术股份有限公司 | Self-biased band-gap reference circuit and control method thereof, power supply circuit and electronic equipment |
| CN113485512B (en) * | 2021-07-26 | 2022-03-25 | 大连理工大学 | Low-power-consumption improved band-gap reference temperature reading circuit |
| CN113485512A (en) * | 2021-07-26 | 2021-10-08 | 大连理工大学 | Low-power-consumption improved band-gap reference temperature reading circuit |
| CN113885634A (en) * | 2021-11-02 | 2022-01-04 | 苏州华矽共创信息技术合伙企业(有限合伙) | Band-gap reference voltage source suitable for low-current gain type NPN triode |
| CN113934249A (en) * | 2021-11-02 | 2022-01-14 | 苏州华矽共创信息技术合伙企业(有限合伙) | Band-gap reference voltage source suitable for low-current gain type NPN triode |
| CN114253338A (en) * | 2021-12-14 | 2022-03-29 | 上海富芮坤微电子有限公司 | Bandgap reference voltage generating circuit |
| CN114115423A (en) * | 2021-12-17 | 2022-03-01 | 贵州振华风光半导体股份有限公司 | Band-gap reference current source circuit with digital control |
| CN114115423B (en) * | 2021-12-17 | 2022-12-20 | 贵州振华风光半导体股份有限公司 | Band-gap reference current source circuit with digital control |
| CN114115433A (en) * | 2021-12-29 | 2022-03-01 | 苏州锴威特半导体股份有限公司 | Band gap reference circuit |
| CN114675707A (en) * | 2022-04-27 | 2022-06-28 | 珠海天威技术开发有限公司 | Band gap reference circuit and chip |
| CN115016581A (en) * | 2022-05-31 | 2022-09-06 | 电子科技大学长三角研究院(湖州) | Band-gap reference circuit structure with starting circuit |
| CN115016581B (en) * | 2022-05-31 | 2024-02-02 | 电子科技大学长三角研究院(湖州) | Band-gap reference circuit structure with starting circuit |
| CN115016592A (en) * | 2022-06-29 | 2022-09-06 | 北京领创医谷科技发展有限责任公司 | Band-gap reference source circuit |
| CN115016592B (en) * | 2022-06-29 | 2023-08-11 | 北京领创医谷科技发展有限责任公司 | Band gap reference source circuit |
| CN117008676A (en) * | 2023-08-17 | 2023-11-07 | 荣湃半导体（上海）有限公司 | Self-starting circuit for band-gap reference circuit |
| CN117008676B (en) * | 2023-08-17 | 2024-05-31 | 荣湃半导体（上海）有限公司 | Self-starting circuit for band-gap reference circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108958348B (en) | 2019-11-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108958348B (en) | A kind of band gap reference of high PSRR | |
| CN106959723B (en) | A kind of bandgap voltage reference of wide input range high PSRR | |
| CN105388953B (en) | A kind of bandgap voltage reference with high PSRR | |
| CN107390767B (en) | A kind of full MOS voltage-references of wide temperature with temperature-compensating | |
| CN106406410B (en) | Band-gap reference source circuit with self-biased structure | |
| WO2016015523A1 (en) | Bandgap reference source having low offset voltage and high psrr | |
| CN107340796B (en) | A kind of non-resistance formula high-precision low-power consumption a reference source | |
| CN110362144A (en) | Low Drift Temperature high PSRR band-gap reference circuit based on exponential backoff | |
| CN105955382A (en) | Self-biasing high-power-supply-rejection-ratio reference circuit | |
| CN101105696A (en) | Voltage buffer circuit for linear potentiostat | |
| CN108037791A (en) | A kind of band-gap reference circuit of no amplifier | |
| CN105912064B (en) | A kind of band gap reference of high-precision high PSRR | |
| CN106774581A (en) | Low pressure difference linear voltage regulator and integrated system-on-chip | |
| CN107992156A (en) | A kind of subthreshold value low-power consumption non-resistance formula reference circuit | |
| CN108880254B (en) | A kind of pre-biased circuit applied to DC-DC converter | |
| CN107168442B (en) | Band gap reference voltage source circuit | |
| CN106055011B (en) | A kind of self-starting power supply circuit | |
| CN103309392A (en) | Second-order temperature compensation full CMOS reference voltage source without operational amplifier | |
| CN104460810A (en) | Voltage reference circuit fixable in temperature coefficient | |
| WO2021248267A1 (en) | Voltage reference circuit with high power supply ripple rejection | |
| CN109101067A (en) | A kind of low pressure difference linear voltage regulator of dual power rail | |
| CN110347203A (en) | The band-gap reference circuit of broadband low-power consumption | |
| CN105320198B (en) | A kind of high PSRR band gap references of low-power consumption | |
| CN101109972A (en) | Novel CMOS voltage reference source without BJT structure | |
| CN108227809B (en) | A kind of high PSRR reference circuit based on subthreshold region MOS partial pressure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20191101 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |