CN108846202B - Method and device for checking electrical connection between analog ground and digital ground - Google Patents
Method and device for checking electrical connection between analog ground and digital ground Download PDFInfo
- Publication number
- CN108846202B CN108846202B CN201810606205.2A CN201810606205A CN108846202B CN 108846202 B CN108846202 B CN 108846202B CN 201810606205 A CN201810606205 A CN 201810606205A CN 108846202 B CN108846202 B CN 108846202B
- Authority
- CN
- China
- Prior art keywords
- symbol
- ground
- agnd
- judging whether
- gnd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 18
- 239000011324 bead Substances 0.000 claims abstract description 24
- 238000004088 simulation Methods 0.000 claims description 2
- 238000007689 inspection Methods 0.000 abstract description 12
- 230000001133 acceleration Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000001502 supplementing effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Abstract
The invention discloses a method for checking the electrical connection between an analog ground and a digital ground, which comprises the following steps: acquiring symbol of all pins connected with AGND; and judging whether the attribute of the component of the symbol is zero ohm resistance R or magnetic bead FB, and judging whether the other pin of the component is ground GND. An apparatus for checking electrical connections between analog and digital grounds is also disclosed. Whether can be in PCB to have electrical connection between analog ground and the digit ground to and electrical connection's mode can carry out automated inspection, and the condition of relying on the missing inspection of people's eye is avoided to the wrong report of printing, very big acceleration inspection speed simultaneously, and convenient and fast advances, guarantees the exactness, promotes the work efficiency of electrical inspection.
Description
Technical Field
The invention relates to the technical field of electrical inspection, in particular to a method and a device for inspecting electrical connection between an analog ground and a digital ground based on a Cadence Allegro software secondary development ski language.
Background
In the circuit design process of the schematic diagram, two parts of a digital circuit and an analog circuit are often included. Analog circuits involve weak small signals, but digital circuits have higher threshold levels and require lower power supplies than analog circuits. In a system having both a digital circuit and an analog circuit, noise generated by the digital circuit affects the analog circuit to deteriorate a small signal index of the analog circuit, and the analog ground AGND and the digital ground GND are separated from each other. The methods for separating analog from digital are usually 2: 1, magnetic bead ligation; 2. connected with a 0 ohm resistor. The two methods can well solve the interference problem between the digital circuit and the analog circuit. After the schematic diagram design is completed, whether the electronic components are connected between all the analog places and all the digital places or not needs to be checked one by one on a large scale, because the design page number of a single schematic diagram can be hundreds of pages, the distribution of the analog places and the digital places is not regular, the simple checking by human eyes is time-consuming and labor-consuming, and the condition of missing checking is easy to occur, so once some analog places and digital places are not connected, the checking cannot be carried out and timely modification is carried out, and the anti-interference capability of the whole board card is poor.
Disclosure of Invention
The invention aims to provide a method and a device for checking the electrical connection between an analog ground and a digital ground, which avoid the condition of missing the check by human eyes, greatly accelerate the checking speed, ensure the correctness and improve the working efficiency of the electrical check, and are convenient and quick to carry out.
In order to achieve the purpose, the invention adopts the following technical scheme:
the invention provides in a first aspect a method of checking electrical connections both analogue and digital, comprising the steps of:
and sequentially judging whether zero-ohm resistors R or magnetic beads FB which are simultaneously connected with the ground GND exist in all the components connected with the analog ground AGND.
With reference to the first aspect, in a first possible implementation manner of the first aspect, the sequentially determining whether there is a zero-ohm resistor R or a magnetic bead FB connected to the ground GND in all the components connected to the analog ground AGND specifically includes:
acquiring symbol of all pins connected with AGND;
and judging whether the attribute of the component of the symbol is zero ohm resistance R or magnetic bead FB, and judging whether the other pin of the component is ground GND.
With reference to the first aspect, in a second possible implementation manner of the first aspect, the obtaining the symbol of all pins connected to the analog AGND specifically includes:
acquiring ID numbers of nets named and containing AGND in a database in a PCB, and reading complete net names actually corresponding to all the IDs;
and aiming at each net, searching all pins connected with the net in the PCB, and then acquiring the symbol corresponding to each pin.
With reference to the first aspect, in a third possible implementation manner of the first aspect, before the step of obtaining an ID number of a net containing AGND in a database, and reading a complete net name actually corresponding to each ID, the method further includes:
a kill file named gnd.
With reference to the first aspect, in a fourth possible implementation manner of the first aspect, the determining whether an attribute of a component of the symbol is a zero-ohm resistor R or a magnetic bead FB, and determining whether another pin of the component is a ground GND specifically includes:
judging whether the component attribute of the symbol is zero ohm resistance R or magnetic bead FB, if so, judging whether the net attribute of the other pin of the symbol is GND, and if so, judging that the zero ohm resistance R or the magnetic bead FB is connected between the AGND and the GND; if not, the AGND is judged not to be connected with the GND.
In a second aspect, the present invention provides a device for checking electrical connections between an analog ground and a digital ground, comprising:
an AGND connection pin symbol acquisition unit for acquiring symbol of all pins connected to AGND;
the symbol attribute judging unit judges whether the attribute of the symbol is zero ohm resistance R or magnetic bead FB, and judges whether the other pin of the symbol is ground GND.
The device for checking electrical connections in analog and digital form according to the second aspect of the present invention enables the method according to the first aspect and the respective implementation forms of the first aspect to be implemented, and achieves the same effects.
The effect provided in the summary of the invention is only the effect of the embodiment, not all the effects of the invention, and one of the above technical solutions has the following advantages or beneficial effects:
in the invention, after the schematic diagram design is basically finished, the schematic diagram is imported into a PCB for wiring at the initial stage, and the analog ground and digital ground inspection files edited by a skip are imported into Cadence PCB editor software, so that the automatic inspection of analog ground and digital connection is realized, and a detection report is generated. Through Allegro software's Skill interface, add the configuration file of inspection file to Allegro software, whether have electrical connection between to simulation ground and digital ground in PCB to and electrical connection's mode can carry out automated inspection, print the error report, avoid relying on the condition that people's eyes missed the inspection, simultaneously very big acceleration inspection speed, convenient and fast advances, guarantees the exactness, promotes electrical inspection's work efficiency.
Drawings
FIG. 1 is a flow chart of one step of an embodiment of the present invention;
FIG. 2 is a flow chart of two steps of an embodiment of the present invention;
FIG. 3 is a flow chart of three steps of an embodiment of the present invention;
FIG. 4 is a schematic diagram of the structure of the device of the present invention.
Detailed Description
In order to clearly explain the technical features of the present invention, the following detailed description of the present invention is provided with reference to the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. To simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and procedures are omitted so as to not unnecessarily limit the invention.
Skill is a scripting language that runs on top of the Cadence design tool. The Skill language is used for supplementing functions of a Cadence design tool, so that function customization is realized, and the working efficiency is improved. The invention selects AXL-SKILL, is suitable for the environment of PCB EDITOR, is an extension of the kill language, and can access the database, display and user interface of the PCB EDITOR. And in the environment of the PCB editor, the check file is loaded and operated, and the automatic check function required by the user in a specific way is realized.
Example one
As shown in fig. 1, a method of checking electrical connections both analog and digital, comprising the steps of:
s1, obtaining symbol of all pins connected with AGND;
and S2, judging whether the attribute of the component of the symbol is zero ohm resistance R or magnetic bead FB, and judging whether the other pin of the component is ground GND.
Example two
As shown in fig. 2, a method of checking electrical connections, both analog and digital, comprising the steps of:
s11, acquiring ID numbers of nets which are named to contain AGND in the PCB and are in a database, and reading complete net names corresponding to all the IDs actually;
s12, aiming at each net, searching all pins connected with the net in the PCB, and then acquiring the symbol corresponding to each pin.
S13, judging whether the component attribute of the symbol is zero ohm resistance R or magnetic bead FB, if so, judging whether the net attribute of the other pin of the symbol is GND, and if so, judging that the zero ohm resistance R or the magnetic bead FB is connected between the AGND and the GND; if not, the AGND is judged not to be connected with the GND.
EXAMPLE III
As shown in fig. 3, a method of checking electrical connections, both analog and digital, comprising the steps of:
s21, establishing a kill file named gnd. il;
s22, selecting all databases ID _ list with net names 'AGND' by using a skip command;
s23, selecting ID [ p ], and reading the complete netname of the corresponding AGND;
s24, searching all pin _ list [ n ] connected with the net;
s25, selecting one pin _ list [ i ], reading the corresponding symbol, and judging whether the component attribute of the symbol is a zero ohm resistor R or a magnetic bead FB;
s26, reading whether the net attribute connected with the other pin of the component is 'GND'; if yes, go to step S27, if no, determine whether i is equal to n, if yes, go to step S28, if no, i is i +1, go to step S25;
s27, printing out the complete net name of 'AGND' and the symbol name connected with GND;
and S28, printing and outputting the complete net name of 'AGND', and generating an alarm report.
As shown in fig. 4, an apparatus for checking electrical connections between an analog ground and a digital ground, comprising:
AGND connection pin symbol obtaining unit 101 that obtains symbols of all pins connected to AGND at analog ground;
the symbol attribute determining unit 102 determines whether the attribute of the symbol is zero ohm resistance R or magnetic bead FB, and determines whether the other pin of the symbol is ground GND.
Although the embodiments of the present invention have been described with reference to the accompanying drawings, it is not intended to limit the scope of the present invention, and it should be understood by those skilled in the art that various modifications and variations can be made without inventive efforts by those skilled in the art based on the technical solution of the present invention.
Claims (4)
1. A method of checking electrical connections between analog ground and digital ground, comprising the steps of:
sequentially judging whether zero-ohm resistors R or magnetic beads FB which are simultaneously connected with the ground GND exist in all components connected with the analog ground AGND;
judge in proper order whether have zero ohm resistance R or the magnetic bead FB that links to each other with ground GND simultaneously in all components and parts that are connected with simulation ground AGND, specifically include:
acquiring symbol of all pins connected with AGND;
judging whether the attribute of the component of the symbol is zero ohm resistance R or magnetic bead FB, and judging whether the other pin of the component is ground GND;
judging whether the component attribute of the symbol is zero ohm resistance R or magnetic bead FB, judging whether the other pin of the component is ground GND, and specifically comprising:
judging whether the component attribute of the symbol is zero ohm resistance R or magnetic bead FB, if so, judging whether the net attribute of the other pin of the symbol is GND, and if so, judging that the zero ohm resistance R or the magnetic bead FB is connected between the AGND and the GND; if not, the AGND is judged not to be connected with the GND.
2. The method of claim 1, wherein said obtaining the symbol of all pins connected to the analog ground AGND comprises:
acquiring ID numbers of nets named and containing AGND in a database in a PCB, and reading complete net names actually corresponding to all the IDs;
and aiming at each net, searching all pins connected with the net in the PCB, and then acquiring the symbol corresponding to each pin.
3. The method of claim 2, wherein said step of obtaining ID numbers of nets named AGND in PCB in database, and reading the complete net name actually corresponding to each ID, further comprises:
a kill file named gnd.
4. An apparatus for checking electrical connections between analog and digital ground, comprising:
an AGND connection pin symbol acquisition unit for acquiring symbol of all pins connected to AGND;
the symbol attribute judging unit is used for judging whether the attribute of a component of the symbol is zero ohm resistance R or a magnetic bead FB and judging whether the other pin of the component is the ground GND;
judging whether the component attribute of the symbol is zero ohm resistance R or magnetic bead FB, judging whether the other pin of the component is ground GND, and specifically comprising:
judging whether the component attribute of the symbol is zero ohm resistance R or magnetic bead FB, if so, judging whether the net attribute of the other pin of the symbol is GND, and if so, judging that the zero ohm resistance R or the magnetic bead FB is connected between the AGND and the GND; if not, the AGND is judged not to be connected with the GND.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810606205.2A CN108846202B (en) | 2018-06-13 | 2018-06-13 | Method and device for checking electrical connection between analog ground and digital ground |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810606205.2A CN108846202B (en) | 2018-06-13 | 2018-06-13 | Method and device for checking electrical connection between analog ground and digital ground |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108846202A CN108846202A (en) | 2018-11-20 |
| CN108846202B true CN108846202B (en) | 2022-02-18 |
Family
ID=64211032
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810606205.2A Active CN108846202B (en) | 2018-06-13 | 2018-06-13 | Method and device for checking electrical connection between analog ground and digital ground |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108846202B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113378665A (en) | 2019-11-27 | 2021-09-10 | 奥特斯科技(重庆)有限公司 | Method for handling a component carrier, optical inspection apparatus and computer-readable medium |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6092117A (en) * | 1994-09-02 | 2000-07-18 | Packard Bell Nec | System and method for automatically reconnecting a wireless interface device to a host computer |
| CN101977055A (en) * | 2010-11-12 | 2011-02-16 | 上海华岭集成电路技术股份有限公司 | Method for testing connection state between digital site and analog site of analog-to-digital converter |
| CN202310268U (en) * | 2011-10-10 | 2012-07-04 | 惠州Tcl移动通信有限公司 | Analog signal single point grounding structure for multi-layer printed circuit board (PCB) |
| CN103020357A (en) * | 2012-12-13 | 2013-04-03 | 迈普通信技术股份有限公司 | Checking method and device for circuit network topology matching |
| CN103515945A (en) * | 2013-10-23 | 2014-01-15 | 青岛歌尔声学科技有限公司 | Esd reinforcing circuit |
| CN203912330U (en) * | 2014-06-26 | 2014-10-29 | 京东方科技集团股份有限公司 | Printed circuit board and electronic apparatus |
| CN105635853A (en) * | 2016-01-06 | 2016-06-01 | 武汉虹信通信技术有限责任公司 | Method for setting ground system in complete machine of LTE communication product |
| CN105701317A (en) * | 2016-03-01 | 2016-06-22 | 上海斐讯数据通信技术有限公司 | Method and system for correcting signal missing in schematic diagram designing |
-
2018
- 2018-06-13 CN CN201810606205.2A patent/CN108846202B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6092117A (en) * | 1994-09-02 | 2000-07-18 | Packard Bell Nec | System and method for automatically reconnecting a wireless interface device to a host computer |
| CN101977055A (en) * | 2010-11-12 | 2011-02-16 | 上海华岭集成电路技术股份有限公司 | Method for testing connection state between digital site and analog site of analog-to-digital converter |
| CN202310268U (en) * | 2011-10-10 | 2012-07-04 | 惠州Tcl移动通信有限公司 | Analog signal single point grounding structure for multi-layer printed circuit board (PCB) |
| CN103020357A (en) * | 2012-12-13 | 2013-04-03 | 迈普通信技术股份有限公司 | Checking method and device for circuit network topology matching |
| CN103515945A (en) * | 2013-10-23 | 2014-01-15 | 青岛歌尔声学科技有限公司 | Esd reinforcing circuit |
| CN203912330U (en) * | 2014-06-26 | 2014-10-29 | 京东方科技集团股份有限公司 | Printed circuit board and electronic apparatus |
| CN105635853A (en) * | 2016-01-06 | 2016-06-01 | 武汉虹信通信技术有限责任公司 | Method for setting ground system in complete machine of LTE communication product |
| CN105701317A (en) * | 2016-03-01 | 2016-06-22 | 上海斐讯数据通信技术有限公司 | Method and system for correcting signal missing in schematic diagram designing |
Non-Patent Citations (2)
| Title |
|---|
| Analysis of common-mode electromagnetic interference noise in a flyback converter using a self-supply power control integrated circuit;Cheng, WC；He, XY；Xu, S ；Sun, WF;《IET Power Electronics》;20151231;第8卷(第9期);第1749-1757页 * |
| 模拟地、数字地A/D在中的处理;方龙，魏霞;《科技资讯》;20081231(第5期);第58页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108846202A (en) | 2018-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8365133B2 (en) | Testing apparatus, testing method, and program | |
| CN101178750A (en) | PCB emulation system have error detection function and realization method thereof | |
| CN102338854B (en) | Circuit board test case generation system and method thereof | |
| CN107220442A (en) | A kind of difference through hole for PCB is to detection instrument | |
| CN104573242A (en) | PCB design layout audit system | |
| CN102707712B (en) | Electronic equipment fault diagnosis method and system | |
| CN104573243A (en) | PCB design layout audit device | |
| KR100873885B1 (en) | Design Verification Device, Design Verification Method and CAD System | |
| CN102478624A (en) | Circuit board test analysis report automatic generating system and method | |
| CN108846202B (en) | Method and device for checking electrical connection between analog ground and digital ground | |
| CN112256576B (en) | Man-machine dialogue corpus testing method, device, equipment and storage medium | |
| CN110988662B (en) | Signal debugging system and method based on FPGA prototype verification development board | |
| CN112346918A (en) | Method and application for assisting waveform debug in chip verification | |
| CN109815635B (en) | Boiler MFT automatic design system and method | |
| CN111984539A (en) | Automatic testing method and device for webpage front end | |
| CN111427582A (en) | Management method, device and equipment of RT L code and computer readable storage medium | |
| CN115421020A (en) | Method for generating test signal of integrated circuit and test method | |
| US20050283746A1 (en) | System and method for calculating trace lengths of a PCB layout | |
| CN115062571A (en) | Dynamic selection method, system, equipment and computer readable storage medium for data area of integrated circuit device | |
| CN107656187A (en) | A kind of differential line test information determines method and apparatus | |
| CN110377971B (en) | Method and device for determining optimal value of chip drive EQ value | |
| CN107872358B (en) | Automatic simulation test method for HDLC protocol | |
| CN112710947A (en) | ATE-based functional test method and tool | |
| CN112346898A (en) | Test method and system for rail transit system | |
| CN107576926B (en) | A method of generating simulation ammeter returned data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |