CN108268676A - The verification method and device of pin multiplexing - Google Patents
The verification method and device of pin multiplexing Download PDFInfo
- Publication number
- CN108268676A CN108268676A CN201611261750.XA CN201611261750A CN108268676A CN 108268676 A CN108268676 A CN 108268676A CN 201611261750 A CN201611261750 A CN 201611261750A CN 108268676 A CN108268676 A CN 108268676A
- Authority
- CN
- China
- Prior art keywords
- function
- pin
- module
- title
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/333—Design for testability [DFT], e.g. scan chain or built-in self-test [BIST]
Abstract
The present invention relates to technical field of integrated circuits, disclose the verification method and device of a kind of pin multiplexing.In the present invention, the verification method of pin multiplexing is used to carry out pin multiplexing verification to IC chip, IC chip includes pin multiplexing module and at least one function module, pin multiplexing design table is generated according to preset rules, preset rules define pin multiplexing design table and include the pin title of pin multiplexing module, the function title of at least one function module and function direction, the signal name that function title includes the title of function module and connect with pin multiplexing module；According to pin title, function title and function direction Run Script tool, the threaded file for representing signal connection between pin and at least one function module is formed；It is verified according to signal of the function direction addition excitation between pin in threaded file and at least one function module, does not need to artificially fill in verification information and excitation, the pin multiplexing verification time can be reduced.
Description
Technical field
The present invention relates to the verification methods and device of technical field of integrated circuits, more particularly to pin multiplexing.
Background technology
The flow of verification pin multiplexing (muxpin) module is divided into three parts at present, and first, pin multiplexing is designed into table
The proof list of muxpin is converted into, this process needs to be required for according to the demand of verification, each authentication function pattern (case)
One independent proof list successively fills the relevant information of pin multiplexing design table in proof list.Second, because each
The pin of muxpin in case is required for being connected on the correspondence pin of inside modules, under conventional func (normal) pattern
Pin multiplexing requires connect to 4 different modules, and the input of possible respective modules either exports or corresponding input simultaneously is defeated
Go out enabled three signals, so the path of respective modules signal and the corresponding signal name of the module should be filled in proof list
Word, it is also necessary to insert function select signal, direction and initial value etc. in pin multiplexing design table.Third successively will with script
Proof list generates corresponding verification case.
But in the implementation of the present invention, inventor has found：Existing muxpin mono- shares 224 pins and 16 work(
Energy pattern, each functional mode needs fill in the corresponding informance of each pin respectively in proof list, wherein, in conventional func mould
Under formula, a pin can select 4 kinds of functions, corresponding 4 different signals, and each pin multiplexing signal corresponds to interior simultaneously again
The input in the block of portion's mould, output and enabled three signals.A large amount of repeated works can be done when leading to fill in proof list, it is very cumbersome.
The verification of common pin multiplexing only authenticates to the output pin of pin multiplexing module, and the output of pin multiplexing module
The signal of pin to function module also needs in addition verify, if to authenticate to internal signal, it is also necessary to by the letter of pin multiplexing
Number the signal of function module is connected to, but there are many signal names to need to make different degrees of modification in the design process, led
Cause cannot be completely corresponding with the signal name of function module；And some IP cores (intellectual property
Core, IP kernel) signal name and the signal name that pin multiplexing designs of module cannot be corresponding.So search this when filling in proof list
The correspondence title of a little signals and these signals, needs to take considerable time.
In addition, a large amount of proof list modifications, each functional mode can be related to if there is modification of signal in verification process
Corresponding signal be required for making an amendment, then verify again, be easy to unnecessary mistake occur.
Invention content
The verification method and device that are designed to provide a kind of pin multiplexing of embodiment of the present invention, do not need to artificially fill out
Write verification information and excitation can reduce the pin multiplexing verification time.
In order to solve the above technical problems, embodiments of the present invention provide a kind of verification method of pin multiplexing, it is used for
Pin multiplexing verification is carried out to IC chip, IC chip includes pin multiplexing module and at least one function mould
Block, including：Pin multiplexing design table is generated according to default rule, wherein, preset rules define wraps in pin multiplexing design table
Include the pin title of pin multiplexing module, the function title of at least one Implement of Function Module and corresponding function direction, work(
The signal name that energy title includes the title of function module and connect with pin multiplexing module；According to pin title, function name
Title and function direction Run Script tool, form what is connect for representing the signal between pin and at least one function module
Threaded file；According to the company of signal of the function direction addition excitation between pin in threaded file and at least one function module
Tap into capable verification.
Embodiments of the present invention additionally provide a kind of verification device of pin multiplexing, for being carried out to IC chip
Pin multiplexing verifies that IC chip includes pin multiplexing module and at least one function module, including：Table establishes mould
Block, for generating pin multiplexing design table according to default rule, wherein, preset rules define pin multiplexing design table and include
The pin title of pin multiplexing module, the function title of at least one Implement of Function Module and corresponding function direction, function
The signal name that title includes the title of function module and connect with pin multiplexing module；Generation module is connected, is built with table
Formwork erection block connects, for according to pin title, function title and function direction Run Script tool, formed for represent pin with
The threaded file of the connection of signal between at least one function module；Authentication module, with connecting generation module connection, for root
It is verified according to the connection of signal of the function direction addition excitation between pin in threaded file and at least one function module.
Embodiment of the present invention in terms of existing technologies, is designed by generating pin multiplexing according to default rule
Table, wherein, preset rules define pin multiplexing design table and include the pin title of pin multiplexing module, at least one function mould
The function title and corresponding function direction that block is realized, the title of function title including function module and with pin multiplexing mould
The signal name of block connection；According to pin title, function title and function direction Run Script tool, formed to represent pin
The threaded file that signal between at least one function module is connect；According to the addition excitation of function direction in threaded file
The connection of signal between pin and at least one function module is verified, does not need to artificially fill in verification information and excitation,
The pin multiplexing verification time can be reduced.
In addition, according to pin title, function title and function direction Run Script tool, formed for represent pin with extremely
The threaded file of the connection of signal between a few function module, including：The title of function module is parsed by wscript.exe
The absolute path of function module is obtained, can will be signally attached to different by analyzing the information in pin reuse plan table
Function module to induction signal, do not need to fill in signal level and information manually.
In addition, according to pin title, function title and function direction Run Script tool, formed for represent pin with extremely
The threaded file of the connection of signal between a few function module, further includes：According to preset rules to signal name at
Multiple signal names of reason, the multiple signal names of systematic function module and corresponding pin multiplexing module are more by pin multiplexing module
Multiple signals that a signal is connect with function module distinguish,
In addition, the signal according to the addition excitation of function direction between pin in threaded file and at least one function module
Connection verified, including：It when output is in function direction, adds and encourages in function module side, verify pin multiplexing module
Output port signal；When input is in function direction, excitation, authentication function mould are added in the input port of pin multiplexing module
The signal of block port；When function direction is two-way, enable signal is controlled, adjust function direction respectively as input or exports and carries out
Verification can be added automatically according to function direction and encourage, not need to artificial input stimulus, reduce artificial error, reduce pin and answer
With the verification time, make verification relatively reliable and efficient.
Description of the drawings
Fig. 1 is the structure diagram of the IC chip of first embodiment of the invention；
Fig. 2 is the flow diagram of the verification method of the pin multiplexing of first embodiment of the invention；
Fig. 3 be according to fig. 2 in pin multiplexing verification method realize pin multiplexing schematic diagram；
Fig. 4 be according to fig. 2 in pin multiplexing verification method obtain connection diagram；
Fig. 5 is the structure diagram of the verification device of the pin multiplexing of second embodiment of the invention.
Specific embodiment
To make the object, technical solutions and advantages of the present invention clearer, below in conjunction with attached drawing to each reality of the present invention
The mode of applying is explained in detail.However, it will be understood by those skilled in the art that in each embodiment of the present invention,
In order to make the reader understand this application better, many technical details are proposed.But even if without these technical details and base
In the various changes and modifications of following embodiment, the application technical solution claimed can also be realized.
The first embodiment of the present invention is related to a kind of verification methods of pin multiplexing.The verification method of the pin multiplexing is used
In to IC chip carry out pin multiplexing verification, and IC chip include pin multiplexing module and at least one function
Module.Specifically, as shown in Figure 1, IC chip includes：Function module 1, function module 2, function module 3, function module
4th, pin multiplexing module and multiplexing output module.Pin multiplexing module corresponds to one or several pins in IC chip
Multiplexing.From figure 1 it appears that a pin can be multiplexed 4 kinds of functions, each function could be provided as inputting, export or
The existing input of person has output again, selects a function connects every time to output port.Certainly in the other embodiment of the present invention
In, any pin can only be multiplexed one or more of 4 kinds of functions, and this is not restricted.In addition, IC chip may
Including multiple functions pattern, such as normal functioning mode, test function pattern.And the function that different functional mode pins is realized
It is not quite similar, the multiplexing of each pin is also not quite similar.
As shown in Fig. 2, the verification method of pin multiplexing includes：
Step S10：Pin multiplexing design table is generated according to default rule, wherein, preset rules define pin multiplexing and set
Meter table includes the pin title of pin multiplexing module, the function title of at least one Implement of Function Module and corresponding function
Direction, the signal name that function title includes the title of function module and connect with pin multiplexing module.
In embodiments of the present invention, the signal of pin Multiplexing module and corresponding function can be connected according to function title
The signal of module.Due to needing the absolute path of defined function module in the environment during this, script can be passed through
The absolute path of the name acquiring function module of tool parsing function module, in this way, the title of parsing function module can give birth to
Into the macrodefinition of the corresponding function module, the path of the corresponding function module and specific signal name are represented, then connection signal, just
Pin multiplexing module can be connect with corresponding function module.
In addition, since the corresponding function title of function module a kind of in pin multiplexing design table only has one, and and pin
Multiplexing module connection signal may have it is multiple, such as may include input signal, output signal and enable signal, at this point, may be used also
To be handled according to the preset rules signal name, multiple signal names of systematic function module and corresponding pin are answered
With multiple signal names of module, for distinguishing the unlike signal of same function module.For example, connect with pin multiplexing module
Corresponding three signals of signal name dp_rbdp_data are respectively `U_chip_DP.rbdp_data_in, `U_chip_
DP.rbdp_data_out、`U_chip_DP.rbdp_data_en.Wherein, `U_chip_DP is the function of defining in the environment
The absolute path of module, rbdp_data_in, rbdp_data_out, rbdp_data_en are exactly to be generated according to preset rules
Three signal names are signally attached to pin multiplexing module by three of generation successively and correspond to the input of pin, output and enabled.
It is illustrated by taking a pin in IC chip as an example below, under normal functioning mode, pin multiplexing
Design table it is as shown in table 1, wherein, pin numbering (Gpio No.) be 1, pin title (ballname) be RFCKEN, the pin
Function 1 and function 3 can be multiplexed, without 4 corresponding function of function 2 and function, does not need to be filled in.The function name of function 1
Referred to as ddrpwr_rf_osc_en, corresponding function direction are O, represent output.The entitled gpio of function [1] of function 3, direction
For I/O, represent that existing input has output again.
1 pin multiplexing of table designs table
The pin multiplexing structure that pin multiplexing design table according to table 1 is formed is referring to Fig. 3.Wherein, pin multiplexing mould
Block can be represented with pin title, and the title of function module 1 is obtained from the function title ddrpwr_rf_osc_en of function 1
Ddrpwr obtains the title gpio of function module 3 from the function title gpio [1] of function 3.And pin RFCKEN is not multiple
With 4 corresponding function of function 2 and function, function module 2 and function module 4 are empty (null), do not need to be modified.
In embodiments of the present invention, 224 pins of IC chip and every can be handled according to the preset rules
Four kinds of functions of a pin.
Step S11：According to pin title, function title and function direction Run Script tool, formed to represent pin
The threaded file that signal between at least one function module is connect.
In step s 11, the title of preset rules defined function title including function module and with pin multiplexing module
The signal name of connection.By taking table 1 as an example, the function title of function 1 is resolved into two parts, previous portion according to the first underscore
It is divided into the title of function module 1, rear portion is the signal name being connect with pin multiplexing module.Connect the work(of pin RFCKEN
The rf_soc_en signals for outputting signals to function module ddrpwr of energy 1, the title ddrpwr of function module is macro in the environment
Definition directly defines the path level of module, i.e. absolute path.Then rf_soc_en is drawn out to mux_out1.Meanwhile
Input, output and the enable signal of the function 3 of pin RFCKEN are connected to function module gpio, respectively with mux_in3, mux_
Out3, mux_en3 signal are connected.For function module gpio, function 3 is signally attached to by this by wscript.exe automatically
Function module gpio to induction signal, i.e., input signal is connected to gpio_in [1], output signal is connected to gpio_out [1],
Enable signal is connected to gpio_ddr [1].
It may include multiple functions pattern in view of IC chip, and the function that different functional mode pin is realized
It is not quite similar, the multiplexing of each pin is also not quite similar.So in embodiments of the present invention, to a variety of work(of IC chip
Energy pattern forms expression and functional mode respectively according to pin title and function title and function direction Run Script tool
Multiple threaded files that corresponding pin is connect at least one function module.Specifically, it has been preset in wscript.exe every
The pin multiplexing information needed under a functional mode, so can according to the pin title obtained from pin multiplexing design table,
And function title, Run Script tool form what pin corresponding with functional mode respectively was connect at least one function module
Multiple threaded files.
In embodiments of the present invention, different functional modes can be resolved into automatically according to pin multiplexing design table, and
And by analyzing the information in pin reuse plan table, by pair for being signally attached to different function modules of pin multiplexing module
Induction signal does not need to search and fill in manually the signal of each pin multiplexing module to the level of function module signal.Pin is answered
When having modification with the information of module, do not need to change the corresponding signal of each function module, it is only necessary to be designed according to pin multiplexing
Table reruns wscript.exe, you can directly generates the connection of pin Multiplexing module and function module under modified functional mode
File can reduce artificial error.
Step S12：According to the addition excitation of function direction between pin in threaded file and at least one function module
Signal is verified.
In step s 12, the function direction designed by wscript.exe automatically according to pin multiplexing in table is different work(
It can pattern addition excitation.Specifically, it when output is in function direction, adds and encourages in function module side, verify pin multiplexing mould
The signal of the output port of block；When input is in function direction, excitation, authentication function are added in the input port of pin multiplexing module
The signal of module port；When function direction is two-way, enable signal is controlled, function direction is adjusted respectively and goes forward side by side for input or output
Row verification.In this way, when being verified, do not need to fill in proof list, the verification time can be saved；And according to can directly test
Pin multiplexing module is until entire access between function module signal, also without any excitation is filled in during verification, directly
By analyzing pin reuse plan table, test vector is automatically generated, completes the automatic Verification of pin multiplexing.
Referring to Fig. 4, continue by taking normal functioning mode as an example, 1 direction of function is output, will apply high electricity to mux_out1
Flat, whether the signal value for checking output port pout is 1, then applies low level to mux_out1 again, continues in output port
Whether pout detected signal values are 0.If function direction is input, will be applied to the input port pin of multiplexing output module side
Add excitation, whether the signal mux_in of detection function module port is to be worth accordingly, and whether detection data is correct.Side in function 3
To be two-way, the state in function direction will be adjusted, respectively to function direction to output and input by controlling enable signal
It is tested.1 can be set as to mux_en3 first, then apply excitation to mux_out3 detects letter at output port pout ends
Number value, mux_en3 is then set as 0, to Pin apply encourage, it is whether correct in module end mux_in3 detection datas value.It is logical
It crosses wscript.exe and the pin for needing to add in excitation is connected automatically according to function direction.
According to the threaded file generated in step S11, according to the above method, successively for each pin multiplexing module
Pin is verified, when the pin multiplexing module for being designed with update or project changes, it is only necessary to rerun foot
This tool, the corresponding newly-designed authentication function pattern of generation, realizes the verification of pin multiplexing, does not need to carry out any repair manually
Change, reduce the possibility that artificial a large amount of modification signals cause mistake, make verification relatively reliable, also make verification more efficient.
The step of various methods divide above, be intended merely to describe it is clear, when realization can be merged into a step or
Certain steps are split, are decomposed into multiple steps, as long as comprising identical logical relation, all in the protection domain of this patent
It is interior；To inessential modification is either added in algorithm in flow or introduces inessential design, but do not change its algorithm
Core design with flow is all in the protection domain of the patent.
Second embodiment of the invention is related to a kind of verification device of pin multiplexing, and the verification device of the pin multiplexing is used for
Pin multiplexing verification is carried out to IC chip, and IC chip includes pin multiplexing module and at least one function mould
Block.Pin multiplexing module corresponds to the multiplexing of one or several pins in IC chip.One pin can be multiplexed 4 kinds of work(
Can, each function could be provided as inputting, export or existing input and have output, a function connects be selected to arrive every time
Output port.Certainly in the other embodiment of the present invention, any pin can only be multiplexed one or more in 4 kinds of functions
A, this is not restricted.In addition, IC chip may include multiple functions pattern, such as normal functioning mode, test function
Pattern etc..And the function that different functional mode pins is realized is not quite similar, the multiplexing of each pin is also not quite similar.
As shown in figure 5, the verification device of pin multiplexing includes：Table establishes module, connection generation module and verification mould
Block.Table establishes module for generating pin multiplexing design table according to default rule, wherein, preset rules define pin multiplexing
Design table includes the pin title of pin multiplexing module, the function title of at least one Implement of Function Module and corresponding work(
Energy direction, the signal name that function title includes the title of function module and connect with pin multiplexing module.Connection generation mould
Block is established module with table and is connect, for being used for according to pin title, function title and function direction Run Script tool, formation
Represent the threaded file that the signal between pin and at least one function module is connect.Authentication module connects with connecting generation module
It connects, for being tested according to signal of the function direction addition excitation between pin in threaded file and at least one function module
Card.
In embodiments of the present invention, table, which establishes module, can connect the signal of pin Multiplexing module according to function title
With the signal of corresponding function module.Due to needing the absolute path of defined function module in the environment during this,
The absolute path of the name acquiring function module of function module can be parsed by wscript.exe, in this way, table establishes module solution
The title of analysis function module can generate the macrodefinition of the corresponding function module, represent the path of the corresponding function module and specific
Signal name, then connection signal, it is possible to connect pin multiplexing module with corresponding function module.
In addition, since the corresponding function title of function module a kind of in pin multiplexing design table only has one, and and pin
Multiplexing module connection signal may have it is multiple, such as may include input signal, output signal and enable signal, at this point, may be used also
To be handled according to the preset rules signal name, multiple signal names of systematic function module and corresponding pin are answered
With multiple signal names of module, for distinguishing the unlike signal of same function module.
The corresponding function title of function and the function side of pin multiplexing module reuse are only filled in pin multiplexing design table
To, and pin multiplexing module without function, then blank, is not filled in.It in embodiments of the present invention, can be according to the default rule
224 pins of IC chip and four kinds of functions of each pin can then be handled.
In embodiments of the present invention, preset rules defined function title includes the title of function module and is answered with pin
The signal name connected with module.Specifically, the function title of any function is resolved into two parts according to the first underscore,
Front portion is the title of function module, and rear portion is the signal name being connect with pin multiplexing module.The name of function module
Title is macrodefinition in the environment, directly defines the path level of module, that is, the absolute path of function module.
It may include multiple functions pattern in view of IC chip, and the function that different functional mode pin is realized
It is not quite similar, the multiplexing of each pin is also not quite similar.So in embodiments of the present invention, connection generation module is used for：For
Multiple functions pattern forms expression and work(respectively according to pin title and function title and function direction Run Script tool
Multiple threaded files that the corresponding pin of energy pattern is connect at least one function module.Specifically, connection generation module passes through
The pin multiplexing information needed under each functional mode has been preset in wscript.exe, and then can have been set according to from pin multiplexing
The pin title and function title Run Script tool that are obtained in meter table formed respectively pin corresponding with functional mode with extremely
Multiple threaded files of few function module connection.
In embodiments of the present invention, connection generation module can design table by wscript.exe automatically according to pin multiplexing
Different functional modes is resolved into, and by analyzing the information in pin reuse plan table, by the signal of pin multiplexing module
Be connected to different function modules to induction signal, do not need to search and fill in manually the signal of each pin multiplexing module to work(
The level of energy module by signal.When the information of pin multiplexing module has modification, do not need to change the corresponding signal of each function module,
Connection generation module is only needed to rerun wscript.exe according to pin multiplexing design table, you can directly generate modified function
Pin Multiplexing module and the threaded file of function module, can reduce artificial error under pattern.
In embodiments of the present invention, authentication module designs the function in table by wscript.exe automatically according to pin multiplexing
Direction is different functional mode addition excitation.Specifically, authentication module is used for：When output is in function direction, in function module
The signal of the output port of pin multiplexing module is verified in side addition excitation；When input is in function direction, in pin multiplexing module
Input port addition excitation, the signal of authentication function module port；When function direction is two-way, enable signal is controlled, respectively
Input is in adjustment function direction or exports and is verified.In this way, authentication module when being verified, does not need to fill in verification
Table can save the verification time；It is and whole between function module signal according to can directly test pin multiplexing module
A access, also without any excitation is filled in during verification, directly by analyzing pin reuse plan table, automatically generate test to
Amount completes the automatic Verification of pin multiplexing.
The threaded file that authentication module is generated according to connection generation module, successively for the pipe of each pin multiplexing module
Foot is verified, when the pin multiplexing module for being designed with update or project changes, it is only necessary to rerun script
Tool, the corresponding newly-designed authentication function pattern of generation, realizes the verification of pin multiplexing, does not need to carry out any repair manually
Change, reduce the possibility that artificial a large amount of modification signals cause mistake, make verification relatively reliable, also make verification more efficient.
It is not difficult to find that present embodiment be with the corresponding device embodiment of first embodiment, present embodiment can be with
First embodiment is worked in coordination implementation.The relevant technical details mentioned in first embodiment still have in the present embodiment
Effect, in order to reduce repetition, which is not described herein again.Correspondingly, the relevant technical details mentioned in present embodiment are also applicable in
In first embodiment.
It is noted that each module involved in present embodiment is logic module, and in practical applications, one
A logic unit can be a part for a physical unit or a physical unit, can also be with multiple physics lists
The combination of member is realized.In addition, in order to protrude the innovative part of the present invention, it will not be with solving institute of the present invention in present embodiment
The technical issues of proposition, the less close unit of relationship introduced, but this does not indicate that there is no other single in present embodiment
Member.
It will be understood by those skilled in the art that the respective embodiments described above are to realize specific embodiments of the present invention,
And in practical applications, can to it, various changes can be made in the form and details, without departing from the spirit and scope of the present invention.
Claims (10)
1. a kind of verification method of pin multiplexing, for carrying out pin multiplexing verification, the integrated circuit to IC chip
Chip includes pin multiplexing module and at least one function module, which is characterized in that including：
Pin multiplexing design table is generated according to default rule, wherein, the preset rules define the pin multiplexing design table
Include the pin title of the pin multiplexing module, the function title of at least one Implement of Function Module and right
The function direction answered, the letter that the function title includes the title of the function module and connect with the pin multiplexing module
Number title；
According to the pin title, the function title and the function direction Run Script tool, formed to represent described
The threaded file that signal between pin and at least one function module is connect；
According to the function direction add excitation to pin described in the threaded file and at least one function module it
Between the signal verified.
2. the verification method of pin multiplexing according to claim 1, which is characterized in that it is described according to the pin title,
The function title and the function direction Run Script tool, form to represent the pin and at least one function module
Between signal connection threaded file, including：The name acquiring institute of the function module is parsed by the wscript.exe
State the absolute path of function module.
3. the verification method of pin multiplexing according to claim 1, which is characterized in that it is described according to the pin title,
The function title and the function direction Run Script tool, form to represent the pin and at least one function module
Between signal connection threaded file, further include：The signal name is handled according to the preset rules, is generated
Multiple signal names of multiple signal names of the function module and the corresponding pin multiplexing module.
4. the verification method of pin multiplexing according to claim 1, which is characterized in that the IC chip includes more
Kind functional mode, it is described according to the pin title, the function title and the function direction Run Script tool, it is formed and used
The threaded file that the signal between the expression pin and at least one function module is connect, including：
For a variety of functional modes, according to the pin title and the function title and the function direction
It runs the wscript.exe and forms the expression pin corresponding with the functional mode respectively and at least one function mould
Multiple threaded files of block connection.
5. the verification method of pin multiplexing according to claim 1, which is characterized in that described to be added according to the function direction
The connection of signal of the excitation between pin described in the threaded file and at least one function module is added to verify,
Including：
When output is in the function direction, add and encourage in the function module side, verify the defeated of the pin multiplexing module
The signal of exit port；
When input is in the function direction, excitation is added in the input port of the pin multiplexing module, verifies the function mould
The signal of block port；
When the function direction is two-way, enable signal is controlled, adjust the function direction respectively as input or exports and carries out
Verification.
6. a kind of verification device of pin multiplexing, for carrying out pin multiplexing verification, the integrated circuit to IC chip
Chip includes pin multiplexing module and at least one function module, which is characterized in that including：
Table establishes module, for generating pin multiplexing design table according to default rule, wherein, the preset rules define institute
It states pin multiplexing design table and includes the pin title of the pin multiplexing module, at least one Implement of Function Module
Function title and corresponding function direction, the title of the function title including the function module and with the pin
The signal name of Multiplexing module connection；
Generation module is connected, module is established with the table and connect, for according to the pin title, the function title and institute
Function direction Run Script tool is stated, forms the connection for representing the signal between the pin and at least one function module
Threaded file；
Authentication module, for being encouraged according to function direction addition to pin described in the threaded file and described at least one
The signal between a function module is verified.
7. the verification device of pin multiplexing according to claim 6, which is characterized in that the connection generation module is also used
In：The absolute path of function module described in the name acquiring of the function module is parsed by the wscript.exe.
8. the verification device of pin multiplexing according to claim 6, which is characterized in that the connection generation module is also used
In：The signal name is handled according to the preset rules, generates multiple signal names of the function module and right
The multiple signal names of the pin multiplexing module answered.
9. the verification device of pin multiplexing according to claim 6, which is characterized in that the IC chip includes more
Kind functional mode, the connection generation module are used for：
For a variety of functional modes, according to the pin title and the function title and the function direction
It runs the wscript.exe and forms the expression pin corresponding with the functional mode respectively and at least one function mould
Multiple threaded files of block connection.
10. the verification device of pin multiplexing according to claim 6, which is characterized in that the authentication module is used for：
When output is in the function direction, add and encourage in the function module side, verify the defeated of the pin multiplexing module
The signal of exit port；
When input is in the function direction, excitation is added in the input port of the pin multiplexing module, verifies the function mould
The signal of block port；
When the function direction is two-way, enable signal is controlled, adjust the function direction respectively as input or exports and carries out
Verification.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611261750.XA CN108268676B (en) | 2016-12-30 | 2016-12-30 | Verification method and device for pin multiplexing |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611261750.XA CN108268676B (en) | 2016-12-30 | 2016-12-30 | Verification method and device for pin multiplexing |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108268676A true CN108268676A (en) | 2018-07-10 |
| CN108268676B CN108268676B (en) | 2021-06-01 |
Family
ID=62755083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611261750.XA Active CN108268676B (en) | 2016-12-30 | 2016-12-30 | Verification method and device for pin multiplexing |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108268676B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111665432A (en) * | 2020-05-22 | 2020-09-15 | 中国人民解放军国防科技大学 | Verification method, device, equipment and storage medium for chip pin multiplexing module |
| CN112380160A (en) * | 2020-11-13 | 2021-02-19 | 广东青云计算机科技有限公司 | Device and method for realizing dynamic reconfiguration of pin function in processor |
| CN112818616A (en) * | 2021-01-15 | 2021-05-18 | 珠海泰芯半导体有限公司 | Pin naming method, register excitation source adding method and electronic device |
| CN116227427A (en) * | 2023-03-03 | 2023-06-06 | 南京金阵微电子技术有限公司 | Verification method, verification device, medium and electronic equipment |
| CN116737632A (en) * | 2023-06-13 | 2023-09-12 | 珠海市凌珑宇芯科技有限公司 | Chip pin function multiplexing circuit generation method, computer device and storage medium |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1560914A (en) * | 2004-02-19 | 2005-01-05 | 中国科学院计算技术研究所 | Plug and play chip testing vector generating circuit and method |
| CN1677576A (en) * | 2005-02-01 | 2005-10-05 | 苏州超锐微电子有限公司 | Method for realizing memory data check using look-up function instruction |
| CN1737600A (en) * | 2004-08-20 | 2006-02-22 | 安捷伦科技有限公司 | Apparatus and method for automated test setup |
| CN101136005A (en) * | 2007-09-29 | 2008-03-05 | 中兴通讯股份有限公司 | Terminal chip pin multiplexing device |
| US20080181212A1 (en) * | 2007-01-31 | 2008-07-31 | Curcio Joseph A | Highly flexible and efficient mac to phy interface |
| US20090154427A1 (en) * | 2007-12-17 | 2009-06-18 | Electronics And Telecommunications Research Institute | Transmitter and receiver for high throughput wireless communication system using multiple antenna, method thereof, and digital intermediate frequency transmission signal processing method for the same |
| CN102169160A (en) * | 2010-02-08 | 2011-08-31 | 无锡中星微电子有限公司 | Pin multiplexing verifying device and method for integrated circuit |
| CN103066872A (en) * | 2013-01-17 | 2013-04-24 | 矽力杰半导体技术(杭州)有限公司 | Integration switch power supply controller and switch power supply using the same |
| CN103136138A (en) * | 2011-11-24 | 2013-06-05 | 炬力集成电路设计有限公司 | Chip, chip debugging method and communication method for chip and external devices |
| CN103246631A (en) * | 2013-05-16 | 2013-08-14 | 北京工业大学 | Pin multiplexing method and circuit for improving pin use rate |
| CN103425942A (en) * | 2012-05-19 | 2013-12-04 | 飞思卡尔半导体公司 | Tamper detector for secure module |
| CN104270127A (en) * | 2014-09-16 | 2015-01-07 | 四川和芯微电子股份有限公司 | Pin multiplexing circuit of SOC |
| CN105068950A (en) * | 2015-07-24 | 2015-11-18 | 深圳市微纳集成电路与系统应用研究院 | Pin multiplexing system and method |
-
2016
- 2016-12-30 CN CN201611261750.XA patent/CN108268676B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1560914A (en) * | 2004-02-19 | 2005-01-05 | 中国科学院计算技术研究所 | Plug and play chip testing vector generating circuit and method |
| CN1737600A (en) * | 2004-08-20 | 2006-02-22 | 安捷伦科技有限公司 | Apparatus and method for automated test setup |
| CN1677576A (en) * | 2005-02-01 | 2005-10-05 | 苏州超锐微电子有限公司 | Method for realizing memory data check using look-up function instruction |
| US20080181212A1 (en) * | 2007-01-31 | 2008-07-31 | Curcio Joseph A | Highly flexible and efficient mac to phy interface |
| CN101136005A (en) * | 2007-09-29 | 2008-03-05 | 中兴通讯股份有限公司 | Terminal chip pin multiplexing device |
| US20090154427A1 (en) * | 2007-12-17 | 2009-06-18 | Electronics And Telecommunications Research Institute | Transmitter and receiver for high throughput wireless communication system using multiple antenna, method thereof, and digital intermediate frequency transmission signal processing method for the same |
| CN102169160A (en) * | 2010-02-08 | 2011-08-31 | 无锡中星微电子有限公司 | Pin multiplexing verifying device and method for integrated circuit |
| CN103136138A (en) * | 2011-11-24 | 2013-06-05 | 炬力集成电路设计有限公司 | Chip, chip debugging method and communication method for chip and external devices |
| CN103425942A (en) * | 2012-05-19 | 2013-12-04 | 飞思卡尔半导体公司 | Tamper detector for secure module |
| CN103066872A (en) * | 2013-01-17 | 2013-04-24 | 矽力杰半导体技术(杭州)有限公司 | Integration switch power supply controller and switch power supply using the same |
| CN103246631A (en) * | 2013-05-16 | 2013-08-14 | 北京工业大学 | Pin multiplexing method and circuit for improving pin use rate |
| CN104270127A (en) * | 2014-09-16 | 2015-01-07 | 四川和芯微电子股份有限公司 | Pin multiplexing circuit of SOC |
| CN105068950A (en) * | 2015-07-24 | 2015-11-18 | 深圳市微纳集成电路与系统应用研究院 | Pin multiplexing system and method |
Non-Patent Citations (4)
| Title |
|---|
| PROKASH GHOSH 等: "A method to make SoC verification independent of pin multiplexing change", 《2013 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS》 * |
| 刘宁 等: "一种用于模拟电路测试与修调的方法", 《中国集成电路》 * |
| 周丽娜: "多片FPGA原型验证系统上的设计分割与管脚复用", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
| 檀彦卓: "芯片验证测试及失效分析技术研究", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111665432A (en) * | 2020-05-22 | 2020-09-15 | 中国人民解放军国防科技大学 | Verification method, device, equipment and storage medium for chip pin multiplexing module |
| CN112380160A (en) * | 2020-11-13 | 2021-02-19 | 广东青云计算机科技有限公司 | Device and method for realizing dynamic reconfiguration of pin function in processor |
| CN112818616A (en) * | 2021-01-15 | 2021-05-18 | 珠海泰芯半导体有限公司 | Pin naming method, register excitation source adding method and electronic device |
| CN112818616B (en) * | 2021-01-15 | 2024-03-12 | 珠海泰芯半导体有限公司 | Pin naming method, register excitation source adding method and electronic device |
| CN116227427A (en) * | 2023-03-03 | 2023-06-06 | 南京金阵微电子技术有限公司 | Verification method, verification device, medium and electronic equipment |
| CN116227427B (en) * | 2023-03-03 | 2024-05-07 | 南京金阵微电子技术有限公司 | Verification method, verification device, medium and electronic equipment |
| CN116737632A (en) * | 2023-06-13 | 2023-09-12 | 珠海市凌珑宇芯科技有限公司 | Chip pin function multiplexing circuit generation method, computer device and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108268676B (en) | 2021-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108268676A (en) | The verification method and device of pin multiplexing | |
| US6425109B1 (en) | High level automatic core configuration | |
| US7739641B1 (en) | Integrated circuit having a clock tree | |
| US7711536B2 (en) | System and method for verification aware synthesis | |
| CN104350472B (en) | Pilot system and server | |
| CN106991023A (en) | A kind of interface parameters method of calibration and component | |
| US7945875B2 (en) | Methodology for hierarchy separation at asynchronous clock domain boundaries for multi-voltage optimization using design compiler | |
| CN105488287B (en) | Timing modification method and electronic device | |
| US5745501A (en) | Apparatus and method for generating integrated circuit test patterns | |
| CN106777720A (en) | Circuit verification method and device | |
| US4594677A (en) | System for detecting and diagnosing noise caused by simultaneous current switching | |
| US6708322B2 (en) | Integrated circuit, integrated circuit design method and hardware description generation method to generate hardware behavior description of integrated circuit | |
| CN107895087A (en) | The method and system that the emulation of PLD module level automatically generates with code | |
| US8762907B2 (en) | Hierarchical equivalence checking and efficient handling of equivalence checks when engineering change orders are in an unsharable register transfer level | |
| CN106021037A (en) | Chip register automation simulation verification method based on technological manual extraction | |
| CN115576768A (en) | Universal verification platform architecture automatic generation method based on UVM | |
| US10346581B2 (en) | Method for system level static power validation | |
| US8132133B2 (en) | Automated isolation of logic and macro blocks in chip design testing | |
| CN108120917B (en) | Method and device for determining test clock circuit | |
| CN108647533A (en) | Security assertions automatic generation method for detecting hardware Trojan horse | |
| CN107491605A (en) | A kind of function verification method and platform for chip design | |
| US20090288055A1 (en) | Method and system for characterizing an integrated circuit design | |
| DE102008046397A1 (en) | System-level system-level transaction verification by translating transactions into machine code | |
| CN108459876A (en) | The method and apparatus of control register circuit for acreage reduction | |
| CN105068908B (en) | A kind of building method of functional verification platform for KVM ASIC |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |