CN108257938B - 用于引线框架的治具及引线框架的蚀刻方法 - Google Patents

用于引线框架的治具及引线框架的蚀刻方法 Download PDF

Info

Publication number
CN108257938B
CN108257938B CN201810095088.8A CN201810095088A CN108257938B CN 108257938 B CN108257938 B CN 108257938B CN 201810095088 A CN201810095088 A CN 201810095088A CN 108257938 B CN108257938 B CN 108257938B
Authority
CN
China
Prior art keywords
lead frame
etching
substrate
cover plate
jig
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810095088.8A
Other languages
English (en)
Other versions
CN108257938A (zh
Inventor
张江华
沈锦新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JCET Group Co Ltd
Original Assignee
Jiangsu Changjiang Electronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Changjiang Electronics Technology Co Ltd filed Critical Jiangsu Changjiang Electronics Technology Co Ltd
Priority to CN201810095088.8A priority Critical patent/CN108257938B/zh
Publication of CN108257938A publication Critical patent/CN108257938A/zh
Application granted granted Critical
Publication of CN108257938B publication Critical patent/CN108257938B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • ing And Chemical Polishing (AREA)

Abstract

本发明提供了一种用于引线框架的治具,用于对具有基板的引线框架上非蚀刻/非电镀区域的保护,所述治具包括盖板,所述盖板中部具有上下贯通用以露出引线框架上的蚀刻/电镀区域的让位孔,所述盖板包括采用磁性材料制成的主板部和设置在所述主板部上的密封圈;于使用时,所述盖板被吸引固定至引线框架上,此时,所述密封圈夹持固定在所述主板部和所述引线框架的基板之间。本发明采用治具单面贴合在引线框架的基板一侧的方式,通过治具框架来覆盖保护非蚀刻区域,并露出蚀刻区域,达到选择性蚀刻的目的。

Description

用于引线框架的治具及引线框架的蚀刻方法
技术领域
本发明涉及半导体封装技术领域,尤其涉及一种用于引线框架的治具及引线框架的蚀刻方法。
背景技术
随着电子产品如手机、笔记本电脑等朝着小型化、便携式、超薄化、多媒体以及满足大众化所需要的低成本方向发展,传统以引线框架作为承载件的半导体封装的形态种类虽然繁多,常用预包封互联系统框架技术,但此技术是完成封装后进行基板蚀刻,传统的蚀刻方案是压膜、烘膜、曝光、显影、干膜、蚀刻、去膜的工艺进行,此蚀刻方案流程很长,需要建立整条曝光显影线,开发投资很高,并且由于工艺流程长和干膜等材料的消耗,产品蚀刻的成本也很高。
因此,有必要提供一种改进的用于引线框架的治具及引线框架的蚀刻方法以解决上述问题。
发明内容
本发明的目的在于提供一种实现自动化保护非蚀刻/非电镀区域的用于引线框架的治具及引线框架的蚀刻方法。
为实现上述发明目的,本发明提供了一种用于引线框架的治具,用于对具有基板的引线框架上非蚀刻/非电镀区域的保护,所述治具包括盖板,所述盖板中部具有上下贯通用以露出引线框架上的蚀刻/电镀区域的让位孔,所述盖板包括采用磁性材料制成的主板部和设置在所述主板部上的密封圈;于使用时,所述盖板被吸引固定至引线框架上,此时,所述密封圈夹持固定在所述主板部和所述引线框架的基板之间。
作为本发明的进一步改进,所述密封圈与所述主板部通过粘胶固定。
作为本发明的进一步改进,所述密封圈与所述主板部通过螺钉固定。
作为本发明的进一步改进,所述盖板还具有涂敷在所述主板部外表面的防腐层。
作为本发明的进一步改进,所述磁性材料为铁或镍或殷钢或SUS430。
作为本发明的进一步改进,所述密封圈为硅胶材质。
为实现上述发明目的,本发明提供了一种引线框架的蚀刻方法,包括以下步骤:S1.提供待蚀刻的引线框架及用于引线框架的治具,所述引线框架具有基板及位于基板上的引脚,所述基板为含铁材料制成且具有位于边缘的非蚀刻区域及位于中部的蚀刻区域;
S2.将所述盖板压制在所述基板上,令盖板与基板吸引固定,固定后,所述引线框架的非蚀刻区域被所述盖板保护,蚀刻区域自盖板的让位孔露出;
S3.将经过S2步骤固定后的引线框架放在蚀刻工位上进行蚀刻,从而蚀刻区域去除而令引脚露出基板。
作为本发明的进一步改进,所述主板部还具有涂敷在磁性材料外表面的防腐层。
作为本发明的进一步改进,所述磁性材料为铁或镍或殷钢或SUS430。
作为本发明的进一步改进,所述密封圈为硅胶材质。
本发明的有益效果是:本发明采用治具单面贴合在引线框架的基板一侧的方式,通过治具框架来覆盖保护非蚀刻区域,并露出蚀刻区域,达到选择性蚀刻的目的。此外,完成蚀刻工艺后取下治具,治具可以重复使用,可以有效的缩短蚀刻流程,降低设备投资,并且降低蚀刻成本。
附图说明
图1是本发明引线框架的示意图。
图2~图4是本发明第一实施方式引线框架的蚀刻工艺的示意图。
图5是本发明第二实施方式引线框架的蚀刻工艺的示意图。
具体实施例
以下将结合附图所示的实施例对本发明进行详细描述。但这些实施例并不限制本发明,本领域的普通技术人员根据这些实施例所做出的结构或功能上的变换均包含在本发明的保护范围内。
参照图1至图5所示,本发明用于引线框架200的治具100,用于在蚀刻工艺中对引线框架200的保护。所述治具100包括框架结构的盖板1。所述盖板1中部具有上下贯通用以露出引线框架200的让位孔10。所述盖板1为双层薄板结构,包括采用磁性材料制成的主板部11和设置在所述主板部11上的密封圈12。所述引线框架200包括平板结构的基板201及引脚202。所述基板201包括位于边缘的非蚀刻区域203和位于中部的蚀刻区域204。于使用时,所述盖板1被吸引固定至引线框架200上,所述密封圈12弹性夹持固定在所述主板部11和所述引线框架200的基板201之间,从而将基板201上的非蚀刻区域203保护起来且仅露出蚀刻区域204。由于所述引线框架200的基板201主要材料为铁,因此,盖板1盖设在所述基板201上时,盖板1的主板部11与基板201相互吸引固定,并通过密封圈12接触基板201以避免金属材质磨损基板201且具有较好的密封性能,从而保护非蚀刻区域在蚀刻过程中不受药水侵蚀。
参照图5所示,本发明优选的实施方式中,所述密封圈12与所述主板部11可通过粘胶13固定以加强结合力。在其他实施方式中,所述密封圈12与所述主板部11亦可通过螺钉固定。
本发明优选的实施方式中,所述盖板1还具有涂敷在所述主板部11外表面的防腐层,以使得所述主板部11在蚀刻过程中不被药水腐蚀。
本发明优选的实施方式中,所述磁性材料为铁或镍或殷钢或SUS430或其他具有磁性的金属材料。
本发明优选的实施方式中,所述密封圈12为硅胶材质,硅胶材质密封性能较好,亦可避免基板1边缘的非蚀刻区域203被药水侵蚀。
本发明引线框架200的蚀刻方法,包括以下步骤:S1.提供待蚀刻的引线框架及用于引线框架200的治具100;S2.将所述盖板1的密封圈12一面压制在所述基板201上,令主板部11与基板201吸引固定以露出蚀刻区域204,且非蚀刻区域203被所述盖板1的密封圈12及主板部11保护,从而形成待蚀刻工件;S3.将S2中的待蚀刻工件放在蚀刻线上蚀刻,从而蚀刻区域204去除而令引脚202露出基板201。
在其他实施方式中,所述治具100亦可应用在电镀工艺中,通过盖板1保护非电镀区域并露出电镀区域以实现精确电镀。
上文所列出的一系列的详细说明仅仅是针对本发明的可行性实施例的具体说明,它们并非用以限制本发明的保护范围,凡未脱离本发明技艺精神所作的等效实施例或变更均应包含在本发明的保护范围之内。

Claims (10)

1.一种用于引线框架的治具,用于对具有基板的引线框架上非蚀刻或非电镀区域的保护,其特征在于:所述治具包括盖板,所述盖板中部具有上下贯通用以露出引线框架上的蚀刻或电镀区域的让位孔,所述盖板包括采用磁性材料制成的主板部和设置在所述主板部上的密封圈;于使用时,所述盖板被吸引固定至引线框架上,此时,所述密封圈夹持固定在所述主板部和所述引线框架的基板之间。
2.根据权利要求1所述的用于引线框架的治具,其特征在于:所述密封圈与所述主板部通过粘胶固定。
3.根据权利要求1所述的用于引线框架的治具,其特征在于:所述密封圈与所述主板部通过螺钉固定。
4.根据权利要求1所述的用于引线框架的治具,其特征在于:所述盖板还具有涂敷在所述主板部外表面的防腐层。
5.根据权利要求1所述的用于引线框架的治具,其特征在于:所述磁性材料为铁或镍或殷钢或SUS430。
6.根据权利要求1所述的用于引线框架的治具,其特征在于:所述密封圈为硅胶材质。
7.一种引线框架的蚀刻方法,其特征在于:包括以下步骤:
S1.提供待蚀刻的引线框架及如权利要求1所述的用于引线框架的治具,所述引线框架具有基板及位于基板上的引脚,所述基板为含铁材料制成且具有位于边缘的非蚀刻区域及位于中部的蚀刻区域;
S2.将所述盖板压制在所述基板上,令盖板与基板吸引固定,固定后,所述引线框架的非蚀刻区域被所述盖板保护,蚀刻区域自盖板的让位孔露出;
S3.将经过S2步骤固定后的引线框架放在蚀刻工位上进行蚀刻,从而蚀刻区域去除而令引脚露出基板。
8.根据权利要求7所述的引线框架的蚀刻方法,其特征在于:所述主板部还具有涂敷在磁性材料外表面的防腐层。
9.根据权利要求7所述的引线框架的蚀刻方法,其特征在于:所述磁性材料为铁或镍或殷钢或SUS430。
10.根据权利要求7所述的引线框架的蚀刻方法,其特征在于:所述密封圈为硅胶材质。
CN201810095088.8A 2018-01-31 2018-01-31 用于引线框架的治具及引线框架的蚀刻方法 Active CN108257938B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810095088.8A CN108257938B (zh) 2018-01-31 2018-01-31 用于引线框架的治具及引线框架的蚀刻方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810095088.8A CN108257938B (zh) 2018-01-31 2018-01-31 用于引线框架的治具及引线框架的蚀刻方法

Publications (2)

Publication Number Publication Date
CN108257938A CN108257938A (zh) 2018-07-06
CN108257938B true CN108257938B (zh) 2020-01-24

Family

ID=62743904

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810095088.8A Active CN108257938B (zh) 2018-01-31 2018-01-31 用于引线框架的治具及引线框架的蚀刻方法

Country Status (1)

Country Link
CN (1) CN108257938B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111668141A (zh) * 2020-07-24 2020-09-15 山东新恒汇电子科技有限公司 一种引线框架的蚀刻工艺

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1389346A (en) * 1971-06-03 1975-04-03 Siemens Ag Lead frames for holding and contacting semiconductor bodies
JPH01145827A (ja) * 1987-12-01 1989-06-07 Toppan Printing Co Ltd フィルムキャリア
US5481798A (en) * 1994-01-19 1996-01-09 Sony Corporation Etching method for forming a lead frame
CN202697046U (zh) * 2012-05-14 2013-01-23 无锡华润安盛科技有限公司 用于覆铜基板印刷与回流工艺的治具
CN104894622A (zh) * 2015-07-02 2015-09-09 昆山一鼎电镀设备有限公司 一种选镀治具

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002184927A (ja) * 2000-12-19 2002-06-28 Mitsui High Tec Inc 半導体装置の製造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1389346A (en) * 1971-06-03 1975-04-03 Siemens Ag Lead frames for holding and contacting semiconductor bodies
JPH01145827A (ja) * 1987-12-01 1989-06-07 Toppan Printing Co Ltd フィルムキャリア
US5481798A (en) * 1994-01-19 1996-01-09 Sony Corporation Etching method for forming a lead frame
CN202697046U (zh) * 2012-05-14 2013-01-23 无锡华润安盛科技有限公司 用于覆铜基板印刷与回流工艺的治具
CN104894622A (zh) * 2015-07-02 2015-09-09 昆山一鼎电镀设备有限公司 一种选镀治具

Also Published As

Publication number Publication date
CN108257938A (zh) 2018-07-06

Similar Documents

Publication Publication Date Title
TW420867B (en) Semiconductor device and the manufacturing method thereof
TW502347B (en) Semiconductor device and method of manufacturing same
TW495725B (en) Method of manufacturing COF package
TW511422B (en) Method for manufacturing circuit device
TW201436118A (zh) 包括一用於嵌入及/或間隔半導體晶粒之獨立薄膜層之半導體裝置
WO2014101080A1 (zh) 柔性电子器件的制作方法和制作柔性电子器件的基板
US10141237B2 (en) Fingerprint recognition module and manufacturing method therefor
CN108257938B (zh) 用于引线框架的治具及引线框架的蚀刻方法
CN104051431A (zh) 具有射频屏蔽的系统、半导体器件及其制造方法
US9245765B2 (en) Apparatus and method of applying a film to a semiconductor wafer and method of processing a semiconductor wafer
CN104103528A (zh) 一种扇出型方片级半导体芯片封装工艺
WO2018184595A1 (en) Heat dissipation devices
TW202032732A (zh) 半導體封裝的製造方法
CN108922854B (zh) 一种用于封装硅基芯片的瞬态电路封装结构实现方法
CN112331565A (zh) 高密度引线框架蚀刻方法
CN100521142C (zh) 晶片载具
CN208589413U (zh) 载板工装
KR102208888B1 (ko) 패키징 방법, 패키징 장치, 및 단말
CN217405371U (zh) 一种晶圆分离装置
JP2008227209A (ja) 回路基板用部材の製造方法
CN212934564U (zh) 一种cof模组制程装置
CN220685296U (zh) 晶圆单面电镀工装
JP2002343851A (ja) めっき用ウェハ治具
US10393798B2 (en) Integrated electro-optical module assembly
CN108562988B (zh) 一种用于金属光学薄膜的孤立导体处理结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant