CN108132865A - A kind of method of remote debugging Purley Platform Server systems - Google Patents
A kind of method of remote debugging Purley Platform Server systems Download PDFInfo
- Publication number
- CN108132865A CN108132865A CN201810027318.7A CN201810027318A CN108132865A CN 108132865 A CN108132865 A CN 108132865A CN 201810027318 A CN201810027318 A CN 201810027318A CN 108132865 A CN108132865 A CN 108132865A
- Authority
- CN
- China
- Prior art keywords
- signal
- management controller
- baseboard management
- chip
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2294—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by remote test
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
A kind of method of remote debugging Purley Platform Server systems and the device for remote debugging Purley Platform Server systems, the remote debugging method can be applicable in 8 road server system of Purley platforms, instead of the function of XDP tools, the input/output signal of baseboard management controller is converted by switch chip and electrical level transferring chip, and by being designed to signal loop topology so that BMC control signals being capable of simulated implementation XDP debugging acid functions.Cost can be reduced, improves the efficiency of research and development, while improves the timeliness solved the problems, such as, reduces the workload of operating personnel.
Description
Technical field
The present invention relates to information technology field, more particularly to a kind of method of remote debugging Purley Platform Server systems
And the system for remote debugging Purley Platform Server systems.
Background technology
The CPU adjustment methods of current 8S servers are generally adopted by the XDP tools of Intel, in this way can be in system
The position of collection system information and Wrong localization when error, this is very heavy for the maintenance of equipment and the positioning of problem
The function of wanting, however the purchase cost of XDP tools is higher, is unfavorable for largely being equipped with.After machine volume production, generally in order to reduce into
This can delete XDP connectors this materials, when encounter may be related to inside CPU the problem of when, will become cumbersome.
The present invention uses following technical term:
XDP:Extended debugging interface (Extend Debug Port)
BMC:Baseboard management controller (Baseboard Management Controller)
CPU:Central processing unit (Central Processing Unit)
Remote:Remotely
Invention content
The technical issues of in order to solve as above, the present invention propose a kind of remote debugging Purley Platform Server systems
Method and the system for remote debugging Purley Platform Server systems.The remote debugging method can be applicable to Purley and put down
In 8 road server system of platform, instead of the function of XDP tools, cost is reduced, while improve the efficiency of research and development.If in volume production
It goes wrong, machine problem can also be excluded by long-range XDP in machine, improve the timeliness solved the problems, such as, simultaneously
Reduce the workload of operating personnel.
Wherein, the present invention proposes a kind of system for remote debugging Purley Platform Server systems, including:
Baseboard management controller designed to be used the characteristic of simulation XDP tools;
Switch chip is connected to baseboard management controller, for the clock signal exported to baseboard management controller and answers
Position signal level is converted;
Electrical level transferring chip is connected to baseboard management controller, for the data to baseboard management controller input and output
Signal and control signal are converted;
At least one processor unit, connect with switch chip and electrical level transferring chip, and receive from switch chip and
The output of electrical level transferring chip carries out remote under the control of the signal from switch chip and the conversion output of electrical level transferring chip
Journey is debugged.
Preferably, the clock signal and reset signal that switch chip reception is exported from baseboard management controller, by this
A little signals are input to the OE pins of switch chip;When the signal inputted is high level, switch is opened, the signal quilt after switch
Pull-up;When signal is low level, level is pulled down by the pull down resistor after switch, to realize the mesh of low and high level conversion
's;
Preferably, the switch chip is selected from SN74CBTLV3126DR switch chips;
Preferably, the data-signal of the baseboard management controller input and output includes data input signal TDI and number
According to output signal TDO;The control signal of the baseboard management controller output includes test mode select signal TMS, request hair
The number of delivering letters PREQ, ready signal PRDY and entrance debugging mode signal PWR_DEBUG_N;
Preferably, the number of at least one processor unit is 8;
Preferably, the electrical level transferring chip is selected from GTL2013 electrical level transferring chips;
Preferably, in the case of baseboard management controller inputoutput data signal, from the TDI of baseboard management controller
Pin sends out data input signal, is exported after electrical level transferring chip is converted, and forms two loops, one of loop string
CPU0 is picked up to CPU3, and passes through TDO pins back to baseboard management controller, another loop has concatenated CPU4 extremely
CPU7, and pass through TDO pins back to baseboard management controller;
Preferably, the system also includes Bypass circuits, and when CPU is not in place, this CPU can not processed;
Preferably, in the case where baseboard management controller exports control signal, which believes as the MISC of XDP
Number topology is transmitted, is exported after electrical level transferring chip is converted, and form two loops, one of loop concatenates
In addition CPU0 to CPU3 has concatenated CPU4 to CPU7 all the way, realize the function of XDP.
Accordingly, the present invention also proposes a kind of method of remote debugging Purley Platform Server systems, realizes as above
In the system for remote debugging Purley Platform Server systems, which includes:
Step 1:A baseboard management controller is provided, which be used to simulate the characteristic of XDP tools;
Step 2:A switch chip and an electrical level transferring chip are provided, for the letter to baseboard management controller input and output
It number is converted;
Step 3:Baseboard management controller exports clock signal and reset signal to switch chip, and by the switch chip
Low and high level conversion is realized to the clock signal and reset signal, at least one processor unit is input to after conversion
In;
Step 4:Baseboard management controller inputoutput data signal and control signal are to electrical level transferring chip, those signals
It is exported after electrical level transferring chip is converted, and forms two loops, one of loop has concatenated at least one processor list
A part for member, has in addition concatenated the another part of at least one processor unit all the way;
Step 5:At least one processor unit is in the conversion output from switch chip and electrical level transferring chip
Remote debugging is carried out under the control of signal.
By as above System and method for proposed by the invention, the function of XDP tools can be replaced, reduces cost, simultaneously
Improve the efficiency of research and development.If gone wrong in the machine of volume production, machine problem can also be arranged by long-range XDP
It removes, improves the timeliness solved the problems, such as, while reduce the workload of operating personnel.
Description of the drawings
Fig. 1 is the clock signal TCK transmission topological diagrams of the long-range XDP in the embodiment of the present invention;
Fig. 2 is the reset signal TRST transmission topological diagrams of the long-range XDP in the embodiment of the present invention;
Fig. 3 is data input/data output signal TDI/TDO transmission topological diagrams of the long-range XDP in the embodiment of the present invention;
Fig. 4 is the test mode select signal TMS transmission topological diagrams of the long-range XDP in the embodiment of the present invention;
Fig. 5 is the request to send signal PREQ transmission topological diagrams of the long-range XDP in the embodiment of the present invention;
Fig. 6 is the ready signal PRDY transmission topological diagrams of the long-range XDP in the embodiment of the present invention;
The debugging mode signal PWR_DEBUG_N that enters that Fig. 7 is the long-range XDP in the embodiment of the present invention transmits topological diagram;
Fig. 8 is the design method workflow schematic diagram in the embodiment of the present invention;
Specific embodiment
It to describe the technical solutions in the embodiments of the present invention more clearly, below will be to needed in the embodiment
Attached drawing is briefly described, it should be apparent that, the accompanying drawings in the following description is only some embodiments of the present invention, for ability
For the those of ordinary skill of domain, without creative efforts, it can also be obtained according to these attached drawings other attached
Figure.
The CPU debug methods of 8S systems generally use the XDP tools of Intel, this equipment purchase cost at present
It is few can be equipped with quantity for costliness.And when machine goes wrong, it is necessary to execute-in-place, it can not accomplish remote debugging,
Big inconvenience is caused to research and development and maintenance.It is applied an embodiment of the present invention provides a kind of in 8 road server system of Purley platforms
The method of system medium-long range debugging.
The embodiment of the present invention is using the characteristic of BMC simulations XDP, the method that realization remote debugging is interconnected by hardware link,
Cost is not only reduced, while is conducive to plant maintenance.
Wherein, the present invention proposes a kind of system for remote debugging Purley Platform Server systems, referring to Fig. 1 extremely
Signal transmission topological diagram shown in Fig. 7 includes following hardware component in these topological diagrams:
Baseboard management controller designed to be used the characteristic of simulation XDP tools;
Switch chip is connected to baseboard management controller, for the clock signal exported to baseboard management controller and answers
Position signal level is converted;
From the BMC TCK and TRST signals gone out it is 3.3V in the embodiment of the present invention, while what is given tacit consent to is high level, we adopt
It is handled with SN74CBTLV3126DR switches.These three signals are connected to the OE pin of chip, when signal is high level
When, switch is opened, and the signal after switch is essentially pulled up to 1.05V, will by the pull down resistor after switch when signal is low level
Level pulls down to 0, and the purpose of the level conversion of 3.3V to 1.05V is achieved.With specific reference to attached drawing 1 and attached drawing 2.
Electrical level transferring chip is connected to baseboard management controller, for the data to baseboard management controller input and output
Signal and control signal are converted;
Preferably, the electrical level transferring chip is selected from GTL2013 electrical level transferring chips;
Preferably, the data-signal of the baseboard management controller input and output includes data input signal TDI and number
According to output signal TDO;
TDI/TDO signals realize level conversion with GTL2013 in the embodiment of the present invention, and signal is sent out from the TDI of BMC, shape
Into two loops, wherein returning to BMC by TDO for CPU0-CPU3 all the way, in addition returned all the way for CP4-CPU7 by TDO
To BMC, while we devise Bypass circuits, and when CPU is not in place, we do not process this CPU.With specific reference to figure
3。
At least one processor unit, connect with switch chip and electrical level transferring chip, and receive from switch chip and
The output of electrical level transferring chip carries out remote under the control of the signal from switch chip and the conversion output of electrical level transferring chip
Journey is debugged.
Preferably, the number of at least one processor unit is 8;
Preferably, the control signal of the baseboard management controller output includes test mode select signal TMS, request hair
The number of delivering letters PREQ, ready signal PRDY and entrance debugging mode signal PWR_DEBUG_N.
Wherein, TMS:Test pattern selects, and TMS is used for setting JTAG mouthfuls in certain specific test pattern.PREQ:Refer to
JTAG work in slave device requirement main equipment can send signal.PRDY:Refer in JTAG work main equipment notices from setting
It is ready for oneself, signal can be sent.PWR_DEBUG_N:Refer to that CPU enters debugging mode.
Preferably, in the case where baseboard management controller exports control signal, which believes as the MISC of XDP
Number topology is transmitted, is exported after electrical level transferring chip is converted, and form two loops, one of loop concatenates
In addition CPU0 to CPU3 has concatenated CPU4 to CPU7 all the way, realize the function of XDP.
MISC signal topology such as Fig. 4-7 institutes of the TMS/PREQ/PRDY/PWR_DEBUG_N as XDP in the embodiment of the present invention
Show, form two loops, 8 CPU can be included, realize the function of XDP.
Accordingly, the present invention also proposes a kind of method of remote debugging Purley Platform Server systems, realizes as above
In the system for remote debugging Purley Platform Server systems, referring to flow chart as shown in Figure 8, the long-range tune
Method for testing includes:
Step 1:A baseboard management controller is provided, which be used to simulate the characteristic of XDP tools;
Step 2:A switch chip and an electrical level transferring chip are provided, for the letter to baseboard management controller input and output
It number is converted;
Step 3:Baseboard management controller exports clock signal and reset signal to switch chip, and by the switch chip
Low and high level conversion is realized to the clock signal and reset signal, at least one processor unit is input to after conversion
In;
Step 4:Baseboard management controller inputoutput data signal and control signal are to electrical level transferring chip, those signals
It is exported after electrical level transferring chip is converted, and forms two loops, one of loop has concatenated at least one processor list
A part for member, has in addition concatenated the another part of at least one processor unit all the way;
Step 5:At least one processor unit is in the conversion output from switch chip and electrical level transferring chip
Remote debugging is carried out under the control of signal.
Method proposed by the invention can reduce the cost of purchase XDP tools, solve what XDP tools can not be largely equipped with
Problem improves efficiency of research and development, and can carry out positioning problems after machine volume production in time, improves the timeliness of Resolving probiems.
The foregoing description of the disclosed embodiments enables those skilled in the art to realize or use the present invention.To this
A variety of modifications of a little embodiments will be apparent for a person skilled in the art, and the general principles defined herein can
Without departing from the spirit or scope of the present invention, to realize in other embodiments.Therefore, the present invention will not be limited
The embodiments shown herein is formed on, but meets the most wide model consistent with the principles and novel features disclosed herein
It encloses.
Claims (10)
1. a kind of device for remote debugging Purley Platform Server systems, which is characterized in that include the following steps:
Baseboard management controller designed to be used the characteristic of simulation XDP tools;
Switch chip is connected to baseboard management controller, for the clock signal exported to baseboard management controller and resets letter
Number level is converted;
Electrical level transferring chip is connected to baseboard management controller, for the data-signal to baseboard management controller input and output
And control signal is converted;
At least one processor unit, connect with switch chip and electrical level transferring chip, and receives from switch chip and level
The output of conversion chip is remotely adjusted under the control of the signal from switch chip and the conversion output of electrical level transferring chip
Examination.
2. device as described in claim 1, which is characterized in that switch chip is received from when baseboard management controller exports
These signals are input to the OE pins of switch chip by clock signal and reset signal;When the signal inputted is high level,
Switch is opened, and the signal after switch is pulled up;When signal is low level, level is pulled down by the pull down resistor after switch,
To realize the purpose of low and high level conversion.
3. device as claimed in claim 2, which is characterized in that the switch chip is selected from SN74CBTLV3126DR switch cores
Piece.
4. device as claimed in claim 3, which is characterized in that the data-signal packet of the baseboard management controller input and output
Include data input signal TDI and data output signal TDO;The control signal of the baseboard management controller output includes test
Mode select signal TMS, request to send signal PREQ, ready signal PRDY and entrance debugging mode signal PWR_
DEBUG_N。
5. device as claimed in claim 4, which is characterized in that the number of at least one processor unit is 8.
6. device as claimed in claim 5, which is characterized in that the electrical level transferring chip is selected from GTL2013 level conversion cores
Piece.
7. device as claimed in claim 6, which is characterized in that in the situation of baseboard management controller inputoutput data signal
Under, data input signal is sent out from the TDI pins of baseboard management controller, is exported after electrical level transferring chip is converted, and shape
Into two loops, one of loop has concatenated CPU0 to CPU3, and passes through TDO pins and return to baseboard management controller, separately
An outer loop has concatenated CPU4 to CPU7, and passes through TDO pins back to baseboard management controller.
8. device as claimed in claim 7, which is characterized in that the system also includes Bypass circuits, when CPU is not in place
When, this CPU can not be processed.
9. device as claimed in claim 8, which is characterized in that in the case where baseboard management controller exports control signal,
The control signal is transmitted topology as the MISC signals of XDP, is exported after electrical level transferring chip is converted, and forms two
Loop, one of loop have concatenated CPU0 to CPU3, have in addition concatenated CPU4 to CPU7 all the way, realize the function of XDP.
10. a kind of method of remote debugging Purley Platform Server systems, is realized described in as above any one of claim 1-9
The device for remote debugging Purley Platform Server systems in, which is characterized in that the remote debugging method includes:
Step 1:A baseboard management controller is provided, which be used to simulate the characteristic of XDP tools;
Step 2:One switch chip and an electrical level transferring chip are provided, for the signal to baseboard management controller input and output into
Row conversion;
Step 3:Baseboard management controller exports clock signal and reset signal to switch chip, and by the switch chip to this
Clock signal and reset signal realize low and high level conversion, are input to after conversion at least one processor unit;
Step 4:To electrical level transferring chip, those signals pass through for baseboard management controller inputoutput data signal and control signal
It is exported after electrical level transferring chip conversion, and forms two loops, one of loop has concatenated at least one processor unit
In addition a part has concatenated the another part of at least one processor unit all the way;
Step 5:At least one processor unit is in the signal from switch chip and the conversion output of electrical level transferring chip
Control under carry out remote debugging.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810027318.7A CN108132865A (en) | 2018-01-11 | 2018-01-11 | A kind of method of remote debugging Purley Platform Server systems |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810027318.7A CN108132865A (en) | 2018-01-11 | 2018-01-11 | A kind of method of remote debugging Purley Platform Server systems |
Publications (1)
Publication Number | Publication Date |
---|---|
CN108132865A true CN108132865A (en) | 2018-06-08 |
Family
ID=62399579
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810027318.7A Pending CN108132865A (en) | 2018-01-11 | 2018-01-11 | A kind of method of remote debugging Purley Platform Server systems |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108132865A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116737641A (en) * | 2023-06-26 | 2023-09-12 | 合芯科技有限公司 | Connection device, four-way server, and initialization method and device of four-way server |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102693166A (en) * | 2012-05-10 | 2012-09-26 | 华为技术有限公司 | Method, device and system for processing information |
CN102708034A (en) * | 2012-05-14 | 2012-10-03 | 江苏中科梦兰电子科技有限公司 | Computer remote and local monitoring system based on CPU (central processing unit) with serial port function |
US20140258738A1 (en) * | 2013-03-06 | 2014-09-11 | Paul Greenwalt | Employing power over ethernet for auxiliary power in computer systems |
-
2018
- 2018-01-11 CN CN201810027318.7A patent/CN108132865A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102693166A (en) * | 2012-05-10 | 2012-09-26 | 华为技术有限公司 | Method, device and system for processing information |
CN102708034A (en) * | 2012-05-14 | 2012-10-03 | 江苏中科梦兰电子科技有限公司 | Computer remote and local monitoring system based on CPU (central processing unit) with serial port function |
US20140258738A1 (en) * | 2013-03-06 | 2014-09-11 | Paul Greenwalt | Employing power over ethernet for auxiliary power in computer systems |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116737641A (en) * | 2023-06-26 | 2023-09-12 | 合芯科技有限公司 | Connection device, four-way server, and initialization method and device of four-way server |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8997034B2 (en) | Emulation-based functional qualification | |
US8281280B2 (en) | Method and apparatus for versatile controllability and observability in prototype system | |
CN206400286U (en) | A kind of test system based on hardware in loop equipment | |
CN109144932A (en) | A kind of device and method of the quick dynamic configuration FPGA based on DSP | |
CN102289419A (en) | Multiplex SOC(system on a chip) integrated circuit for functional interface and debugging interface | |
CN104656632A (en) | Integrated interface test system and detection method for aircraft semi-physical simulation tests | |
CN104133171A (en) | Simple boundary scan test system and method based on single-chip microcomputer | |
CN101882108A (en) | Embedded software automatic test system and method thereof | |
CN103376340B (en) | A kind of keyset, multi-platform serial test system and method | |
CN105138495B (en) | The ARINC659 bus control units of embedded microcontroller | |
CN107643506A (en) | A kind of verification system of universal full automatic electric energy meter calibrating installation | |
CN109490760A (en) | A kind of apparatus for testing chip, system and method | |
CN112732508A (en) | Zynq-based configurable general IO test system and test method | |
CN105334452A (en) | Testing system for boundary scan | |
CN108920373A (en) | Debugging embedded software system and method | |
CN103645435A (en) | Software module testability design method of multi-signal model programming logic device | |
CN105334451A (en) | Boundary scanning and testing system | |
CN107688540A (en) | A kind of method that long-range Debug is carried out using BMC | |
CN108132865A (en) | A kind of method of remote debugging Purley Platform Server systems | |
CN109407655A (en) | A kind of method and device for debugging chip | |
CN106844118B (en) | A kind of on-chip bus test macro based on Tbus bus standard | |
CN108319516A (en) | A kind of test system and test method | |
CN112114899A (en) | Chip debugging system and debugger | |
CN107271854A (en) | A kind of dual redundant equipotential cable net swinging cross test device and method of testing | |
US9581643B1 (en) | Methods and circuits for testing partial circuit designs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180608 |