CN107978294A - Shift register cell, shift-register circuit, display panel - Google Patents
Shift register cell, shift-register circuit, display panel Download PDFInfo
- Publication number
- CN107978294A CN107978294A CN201810032531.7A CN201810032531A CN107978294A CN 107978294 A CN107978294 A CN 107978294A CN 201810032531 A CN201810032531 A CN 201810032531A CN 107978294 A CN107978294 A CN 107978294A
- Authority
- CN
- China
- Prior art keywords
- node
- signal
- pull
- drop
- connects
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Liquid Crystal Display Device Control (AREA)
- Shift Register Type Memory (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
This disclosure relates to display technology field, more particularly to a kind of shift register cell, shift-register circuit, display panel.The shift register cell can include：Input module, output module, reseting module, drop-down control module, the first drop-down module, the second drop-down module, wherein, the second drop-down module includes first switching element, control terminal connects the clock signal terminal, first end connects the signal output part, and second end connects the pull-up node.The present disclosure reduces the quantity of the switch element in shift register cell, space is saved.
Description
Technical field
This disclosure relates to display technology field, more particularly to a kind of shift register cell, shift-register circuit, display
Panel.
Background technology
With the development of optical technology and semiconductor technology, with liquid crystal display (Liquid Crystal Display,
LCD) and organic light emitting diode display (Organic Light Emitting Diode, OLED) be representative FPD
Utensil has the features such as frivolous, energy consumption is low, reaction speed is fast, excitation purity is good and contrast is high, is occupied in display field leading
Status.Display device presented the development trend of high integration and low cost in recent years.Driven with array base palte row
(Gate Driver on Array, GOA) technology is representative, and gate driving circuit is integrated in array base palte using GOA technologies
Neighboring area, while narrow frame design is realized, can effectively reduce manufacture cost, the lifting module technique production of display device
Amount.The designing points of GOA technologies are the structure of shift register cell and the resistance to degree of letter of the shift register cell.
At present, in order to ensure the resistance to degree of the letter of shift register cell, such as frequently with shift register list as shown in Figure 1
The structure of member, the shift register cell are alternately controlled by alternately the first power supply signal VDD1 of response and second source signal VDD2
The drop-down module of system first and the second drop-down module are to the pull-up node PU and signal output part OUTPUT in shift register cell
Noise reduction.Obviously, the quantity of the switch element in the shift register cell of said structure is more, and occupied space is big.
Therefore, it is necessary on the basis of the resistance to degree of letter is ensured, there is provided a kind of shift register list of switch element negligible amounts
Member.
It should be noted that information is only used for strengthening the reason to the background of the disclosure disclosed in above-mentioned background section
Solution, therefore can include not forming the information to the prior art known to persons of ordinary skill in the art.
The content of the invention
The purpose of the disclosure is to provide a kind of shift register cell, shift-register circuit, display panel, to solve
The problem of more occupied space of switch element quantity is big in shift register cell in the prior art.
In a kind of exemplary embodiment of the disclosure, including：
Input module, connection signal input part, pull-up node, for responding input signal the input signal to be transmitted
To the pull-up node；
Output module, connects the pull-up node, clock signal terminal, signal output part, for responding the pull-up node
Voltage signal with by clock signal transmission to the signal output part；
Control module is pulled down, connects the pull-up node, reference signal end, the first pull-down node, the second pull-down node, the
One power supply signal end, second source signal end, for responding the voltage signal of the pull-up node reference signal to be passed respectively
First pull-down node and the second pull-down node, and alternately the first power supply signal of response and second source signal are transported to, will
First power supply signal is transmitted to first pull-down node, and the second source signal transmission to the described second drop-down is saved
Point；
First drop-down module, connects first pull-down node, second pull-down node, the reference signal end, institute
Signal output part is stated, for alternately responding the voltage signal of first pull-down node and second pull-down node with by described in
Reference signal transmission is to the signal output part；
Second drop-down module, connects the pull-up node, the signal output part, the clock signal terminal, for responding
The clock signal by the voltage signal cycles of the signal output part to be transmitted to the pull-up node；
Wherein, the second drop-down module includes first switching element, and control terminal connects the clock signal terminal, first end
The signal output part is connected, second end connects the pull-up node；First power supply signal and the second source signal
For same frequency reverse signal.
In a kind of exemplary embodiment of the disclosure, the input module includes：
Second switch element, control terminal and first end are all connected with the signal input part, second end connects the pull-up section
Point.
In a kind of exemplary embodiment of the disclosure, the drop-down control module includes：
First drop-down control unit, connects the pull-up node, the reference signal end, the first drop-down control node, institute
The first pull-down node is stated, for responding the voltage signal of the pull-up node the reference signal is transmitted separately to described
One drop-down control node and first pull-down node；
Second drop-down control unit, connects the pull-up node, the reference signal end, the second drop-down control node, institute
The second pull-down node is stated, for responding the voltage signal of the pull-up node the reference signal is transmitted separately to described
Two drop-down control nodes and second pull-down node；
3rd drop-down control unit, connects the first power supply signal end, the first drop-down control node, described first
Pull-down node, is saved for responding first power supply signal with first power supply signal is transmitted to the first drop-down control
Point and first pull-down node；
4th drop-down control unit, connects the second source signal end, the second drop-down control node, described second
Pull-down node, is saved for responding the second source signal with the second source signal transmission is controlled to the described second drop-down
Point and second pull-down node.
In a kind of exemplary embodiment of the disclosure,
First drop-down control unit includes：
3rd switch element, control terminal connect the pull-up node, first end connection the first drop-down control node, the
Two ends connect the reference signal end；
4th switch element, control terminal connects the pull-up node, first end connects first pull-down node, second end
Connect the reference signal end；
Second drop-down control unit includes：
5th switch element, control terminal connect the pull-up node, first end connection the second drop-down control node, the
Two ends connect the reference signal end；
6th switch element, control terminal connects the pull-up node, first end connects second pull-down node, second end
Connect the reference signal end；
3rd drop-down control unit includes：
7th switch element, control terminal and first end connect the first power supply signal end, second end connection described first
Pull down control node；
8th switch element, control terminal connection the first drop-down control node, first end connect the first power supply letter
Number end, second end connect first pull-down node；
4th drop-down control unit includes：
9th switch element, control terminal and first end connect the second source signal end, second end connection described second
Pull down control node；
Tenth switch element, control terminal connection the second drop-down control node, first end connect the second source letter
Number end, second end connect second pull-down node.
In a kind of exemplary embodiment of the disclosure, the first drop-down module includes：
11st switch element, control terminal connects first pull-down node, first end connects the signal output part, the
Two ends connect the reference signal end；
12nd switch element, control terminal connects second pull-down node, first end connects the signal output part, the
Two ends connect the reference signal end.
In a kind of exemplary embodiment of the disclosure, the output module includes：
13rd switch element, control terminal connects the pull-up node, first end connects the clock signal terminal, second end
Connect the signal output part；
Storage capacitance, is connected between the pull-up node and the signal output part.
In a kind of exemplary embodiment of the disclosure, the shift register cell further includes：
Reseting module, connection reset signal end, the reference signal end, the pull-up node, the signal output part, is used
In response reset signal with by reference signal transmission to the pull-up node and the signal output part.
In a kind of exemplary embodiment of the disclosure, the reset signal end includes the first reset signal end and second and resets
Signal end；
The reseting module includes：
14th switch element, control terminal connects the first reset signal end, first end connects the pull-up node, the
Two ends connect the reference signal end；
15th switch element, control terminal connects the second reset signal end, first end connects the signal output part,
Second end connects the reference signal end.
In a kind of exemplary embodiment of the disclosure, include claim 1-8 any one of them displacement of multiple cascades
Register cell；
When including the first reset signal end and the second reset signal end at reset signal end,
The signal output part of the N-3 grades of shift register cells connects the letter of the N grades of shift register cells
Number input terminal；
The signal output part of N+3 grades of shift register cells connects the of N grades of shift register cells
Two reset signal ends；
The signal output part of N+4 grades of shift register cells connects the of N grades of shift register cells
One reset signal end；
Wherein, N is integer and N >=1.
In a kind of exemplary embodiment of the disclosure, the neighboring area is provided with the shift LD described in claim 9
Device circuit.
Disclosure illustrative embodiments provide a kind of shift register cell, shift-register circuit and display surface
Plate.Second drop-down module of the shift register only includes first switching element, its control terminal connection clock signal terminal, first end
Signal output part is connected, second end connection pull-up node, based on this, the second drop-down module is opened by clock signal period
(that is, first switching element), indirectly carries out noise reduction to pull-up node by signal output part, compared with the prior art, is protecting
On the basis of the resistance to degree of letter and the normal output of having demonstrate,proved shift register cell, one is reduced in the noise reduction to pull-up node and is opened
Close element and save space.
It should be appreciated that the general description and following detailed description of the above are only exemplary and explanatory, not
The disclosure can be limited.
Brief description of the drawings
Attached drawing herein is merged in specification and forms the part of this specification, shows the implementation for meeting the disclosure
Example, and be used to together with specification to explain the principle of the disclosure.It should be evident that drawings in the following description are only the disclosure
Some embodiments, for those of ordinary skill in the art, without creative efforts, can also basis
These attached drawings obtain other attached drawings.
Fig. 1 schematically shows the structure diagram of shift register cell in correlation technique；
Fig. 2 schematically shows the clock signal figure of shift register cell in disclosure exemplary embodiment；
Fig. 3 schematically shows the clock signal of the first power supply signal and second source signal in disclosure exemplary embodiment
Figure；
Fig. 4 schematically shows the structure diagram of shift register cell in disclosure exemplary embodiment；
Fig. 5 schematically shows the structure diagram of shift register cell in disclosure exemplary embodiment；
Fig. 6 schematically shows the output signal simulation design sketch of shift register cell in disclosure exemplary embodiment；
Fig. 7 schematically shows the level link composition of shift-register circuit in disclosure exemplary embodiment.
Embodiment
Example embodiment is described more fully with referring now to attached drawing.However, example embodiment can be with a variety of shapes
Formula is implemented, and is not understood as limited to example set forth herein；On the contrary, these embodiments are provided so that the disclosure will more
Fully and completely, and by the design of example embodiment comprehensively it is communicated to those skilled in the art.Described feature, knot
Structure or characteristic can be incorporated in one or more embodiments in any suitable manner.
In addition, attached drawing is only the schematic illustrations of the disclosure, it is not necessarily drawn to scale.Identical attached drawing mark in figure
Note represents same or similar part, thus will omit repetition thereof.Some block diagrams shown in attached drawing are work(
Can entity, not necessarily must be corresponding with physically or logically independent entity.These work(can be realized using software form
Energy entity, or these functional entitys are realized in one or more hardware modules or integrated circuit, or at heterogeneous networks and/or place
These functional entitys are realized in reason device device and/or microcontroller device.
Show a kind of relevant shift register cell of the prior art in Fig. 1, which can be with
Including：Input module 10, drop-down control module 30, first pull down module 40, second and pull down module 50, output module 20 and answer
Position module 60, wherein：
Input module 10 can include：
Second switch element M2, control terminal is all connected with signal input part Input with first end, second end connects pull-up node
PU。
Drop-down control module 30 can include：First drop-down control unit 31, the drop-down of the second drop-down control unit the 32, the 3rd
33 and the 4th drop-down control unit 34 of control unit, wherein：
First drop-down control unit 31 can include：
3rd switch element M3, control terminal connects pull-up node PU, first end connection first pulls down control node PDCN1,
Second end connection reference signal end VSS；
4th switch element M4, control terminal connection pull-up node PU, first end connect the first pull-down node PD1, second end
Connect reference signal end VSS；
Second drop-down control unit 32 can include：
5th switch element M5, control terminal connects pull-up node PU, first end connection second pulls down control node PDCN2,
Second end connection reference signal end VSS；
6th switch element M6, control terminal connection pull-up node PU, first end connect the second pull-down node PD2, second end
Connect reference signal end VSS.
3rd drop-down control unit 33 can include：
7th switch element M7, control terminal and first end are connected under the first power supply signal end VDD1, second end connection first
Draw control node PDCN1；
8th switch element M8, the first drop-down control node of control terminal connection PDCN1, first end connect the first power supply signal
VDD1, second end is held to connect the first pull-down node PD1.
4th drop-down control unit 34 can include：
9th switch element M9, control terminal and first end are connected under second source signal end VDD2, second end connection second
Draw control node PDCN2；
Tenth switch element M10, the second drop-down control node of control terminal connection PDCN2, first end connection second source letter
Number end VDD2, second end connect the second pull-down node PD2.
First drop-down module 40 can include：
11st switch element M11, control terminal connect the first pull-down node PD1, first end connection signal output part
Output, second end connection reference signal end VSS；
12nd switch element M12, control terminal connect the second pull-down node PD2, first end connection signal output part
Output, second end connection reference signal end VSS.
Second drop-down module 50 can include：
First switching element M1, control terminal connect the second pull-down node PD2, first end connection pull-up node PU, second end
Connect reference signal end VSS；
Sixteenmo closes element M16, and control terminal connects the first pull-down node PD1, first end connection pull-up node PU, and second
End connection reference signal end VSS.
Output module 20 can include：
13rd switch element M13, control terminal connection pull-up node PU, first end connection clock signal terminal CLK, second end
Connect signal output part Output；
Storage capacitance C, is connected between pull-up node PU and signal output part Output.
Reseting module 60 can include：
14th switch element M14, control terminal connect the first reset signal end Reset1, first end connection pull-up node
PU, second end connection reference signal end VSS；
15th switch element M15, control terminal connect the second reset signal end Reset2, first end connection signal output part
Output, second end connection reference signal end VSS.
Based on said structure, by taking all switch elements are NMOS as an example, the clock signal figure with reference to shown in Fig. 2 is to Fig. 1
In the course of work of shift register cell be specifically described.Wherein, the reference signal of reference signal end VSS is low electricity
Ordinary mail VL；As shown in figure 3, the first power supply signal end VDD1 the first power supply signal and second source signal end VDD2 second
Power supply signal with frequency reverse signal, i.e., has one and is working all the time each other, here with the first electricity of the first power supply signal end VDD1
Illustrated exemplified by the high level period of source signal.
Kept for the stage (i.e. T1 stages) in pixel, the first reset signal of the first reset signal end Reset1, second reset
The second reset signal of signal end Reset2, the input signal of signal input part Input, the second of second source signal end VDD2
Power supply signal is low level VL, and the first power supply signal of the first power supply signal end VDD1 is high level VH, at this time, the 7th switch
Element M7 is turned under the action of the first power supply signal, and the first power supply signal is transmitted to the first drop-down control node PDCN1, the
Eight switch element M8 are turned under the action of the first power supply signal of the first drop-down control node PDCN1 is transmitted to, by the first electricity
Source signal is transmitted to the first pull-down node PD1, and sixteenmo closes element M16 and the 11st switch element M11 and is being transmitted to first
Turned under the action of the first power supply signal of pull-down node PD1, reference signal is closed into element M16 and the by sixteenmo respectively
11 switch element M11 are transmitted to pull-up node PU and signal output part Output, with to pull-up node PU and signal output part
Output continues noise reduction, i.e. the output signal of the signal of pull-up node PU and signal output part Output is low level VL.
In the charging stage (i.e. T2 stages), the input signal of signal input part Input is the flat VH of high point, second switch element
M2 is turned under the action of input signal, and input signal is transmitted to pull-up node PU, to charge to capacitance C, the 3rd switch member
Part M3, the 4th switch element M4, the 5th switch element M5, the 6th switch element M6 are being transmitted to the input of pull-up node PU respectively
Turned under the action of signal, reference signal is passed through into the 3rd switch element M3, the 4th switch element M4, the 5th switch element respectively
M5, the 6th switch element M6 are transmitted to the first drop-down control node PDCN1, the first pull-down node PD1, the second drop-down control node
PDCN2, the second pull-down node PD2, meanwhile, works of the 13rd switch element M13 in the input signal for being transmitted to pull-up node PU
With lower conducting, by the clock signal transmission of clock signal terminal CLK to signal output part Output, since clock signal is low at this time
Level, the output signal of signal output part Output is also low level VL.
In bootstrapping stage (i.e. T3 stages), the clock signal of clock signal terminal CLK is high level VH, pull-up node PU's
Under effect, the 13rd switch element M13 conductings, by clock signal transmission to signal output part Output, signal output part at this time
The output signal of Output is high level signal VH, while the electricity for the boot strap pull-up node PU for passing through storage capacitance C
Boot to about 2VH position.
In reseting stage (i.e. T4 stages), the clock signal of clock signal terminal CLK is low level VL, at this time signal output part
The output signal of Output is low level signal VL, simultaneously as clock signal is low level VL, by storage capacitance C from
Act acts on so that the current potential of pull-up node PU is booted to VH.
It should be noted that the shift register of the high level period of the second source signal of second source signal end VDD2
The operation principle of unit and the shift register of the high level period of the first power supply signal of above-mentioned first power supply signal end VDD1
The operation principle of unit is identical, therefore no longer illustrates herein.
From the foregoing, it will be observed that pixel keep the stage (i.e. T1 stages), the first power supply signal of the first power supply signal end VDD1 with
The second source signal of second source signal end VDD2 alternately continues noise reduction to pull-up node PU and signal output part Output, i.e.,
Element M16 is closed by the first switching element M1 and sixteenmo that alternately open noise reduction is carried out to pull-up node PU, pass through alternating
The 11st switch element M11 and the 12nd switch element M12 opened continues noise reduction to signal output part Output, ensure that shifting
The resistance to degree of letter of bit register unit, in charging stage (i.e. T2 stages), bootstrapping stage (i.e. T3 stages) and reseting stage (i.e. T4
Stage), the output signal of signal output part Output is determined by the clock signal of clock signal terminal CLK, ensure that shift LD
The normal output of device unit.However, the quantity of switch element is more in the shift register cell of said structure, occupied space
Greatly.
In order to solve the problem of switch element quantity is more, and occupied space is big in shift register cell in the prior art,
This example embodiment provides a kind of shift register cell, for providing gate drive signal；As shown in Figure 4 and Figure 5, institute
Stating shift register cell can include：
Input module 10, connection signal input part Input, pull-up node PU, for responding input signal with will be described defeated
Enter signal transmission to the pull-up node PU；
Output module 20, connects the pull-up node PU, clock signal terminal CLK, signal output part Output, for responding
The voltage signal of the pull-up node PU is with by clock signal transmission to the signal output part Output；
Control module 30 is pulled down, connects the pull-up node PU, reference signal end VSS, the first pull-down node PD1, second
Pull-down node PD2, the first power supply signal end VDD1, second source signal end VDD2, for responding the electricity of the pull-up node PU
Signal is pressed so that reference signal is transmitted separately to the first pull-down node PD1 and the second pull-down node PD2, and is alternately responded
First power supply signal and second source signal, are transmitted to the first pull-down node PD1, by described in by first power supply signal
Second source signal transmission is to the second pull-down node PD2；
Specifically, the drop-down control module 30 can include：
First drop-down control unit 31, connects the pull-up node PU, the reference signal end VSS, the first drop-down control
Node PDCN1, the first pull-down node PD1, for respond the voltage signal of the pull-up node PU with by it is described with reference to believe
Number it is transmitted separately to the first drop-down control node PDCN1 and the first pull-down node PD1；
Second drop-down control unit 32, connects the pull-up node PU, the reference signal end VSS, the second drop-down control
Node PDCN2, the second pull-down node PD2, for respond the voltage signal of the pull-up node PU with by it is described with reference to believe
Number it is transmitted separately to the second drop-down control node PDCN2 and the second pull-down node PD2；
3rd drop-down control unit 33, the first power supply signal end VDD1 of connection, the first drop-down control node PDCN1,
The first pull-down node PD1, for responding first power supply signal first power supply signal is transmitted to described
One drop-down control node PDCN1 and the first pull-down node PD1；
4th drop-down control unit 34, connection second source signal end VDD2, the second drop-down control node PDCN2,
The second pull-down node PD2, for responding the second source signal with by the second source signal transmission to described
Two drop-down control node PDCN2 and the second pull-down node PD2.
First drop-down module 40, connects the first pull-down node PD1, the second pull-down node PD2, the reference letter
Number end VSS, the signal output part Output, for alternately respond the first pull-down node PD1 and it is described second drop-down section
The voltage signal of point PD2 is with by the reference signal transmission to the signal output part Output；
Second drop-down module 50, connects clock signal terminal described in the pull-up node PU, the signal output part Output
CKL, for responding the clock signal so that being transmitted to for the voltage signal cycles of the signal output part Output is described
Pull-up node PU；
Wherein, the second drop-down module 50 includes first switching element M1, and control terminal connects the clock signal terminal
CKL, first end connect the signal output part Output, and second end connects the pull-up node PU；As shown in figure 3, described
The one power supply signal VDD1 and second source signal VDD2 is with frequency reverse signal.
In addition, the shift register cell can also include：
Reseting module 60, it is connection reset signal end Reset, the reference signal end VSS, the pull-up node PU, described
Signal output part Output, for responding reset signal so that reference signal transmission is defeated to the pull-up node PU and the signal
Outlet Output.
It should be noted that the input signal is the voltage signal of signal input part Input, when the clock signal is
The voltage signal of clock signal end CLK, the reset signal are the voltage signal of reset signal end Reset, and the reference signal is
The voltage signal of reference signal end VSS, the first power supply signal are the voltage signal of the first power supply signal end VDD1, and second source is believed
The voltage signal of number second source signal end VDD2.
Second drop-down module 50 of the shift register cell that disclosure illustrative embodiments are provided only includes first
Switch element M1, its control terminal connection clock signal terminal CLK, first end connection signal output part Output, second end connection on
Node PU is drawn, based on this, the second drop-down module 50 (that is, first switching element M1) is opened by clock signal period, indirectly
By signal output part Output to pull-up node PU carry out noise reduction, compared with the prior art, ensure that shift register
On the basis of the resistance to degree of letter of unit and normal output, a switch element (i.e. Fig. 1 is reduced in the noise reduction to pull-up node PU
In sixteenmo close element M16) save space.
In the following, the structure of shift register cell is described in detail with reference to Fig. 5.
The input module 10 can include：
Described in second switch element M2, control terminal and first end are all connected with the signal input part Input, second end connects
Pull-up node PU.
First drop-down control unit 31 can include：
3rd switch element M3, control terminal connect the pull-up node PU, first end connection the first drop-down control section
Point PDCN1, second end connect the reference signal end VSS；
4th switch element M4, control terminal connects the pull-up node PU, first end connects first pull-down node
PD1, second end connect the reference signal end VSS；
Second drop-down control unit 32 can include：
5th switch element M5, control terminal connect the pull-up node PU, first end connection the second drop-down control section
Point PDCN2, second end connect the reference signal end VSS；
6th switch element M6, control terminal connects the pull-up node PU, first end connects second pull-down node
PD2, second end connect the reference signal end VSS.
3rd drop-down control unit 33 can include：
7th switch element M7, control terminal and first end connect the first power supply signal end VDD1, second end connection institute
State the first drop-down control node PDCN1；
8th switch element M8, control terminal connection the first drop-down control node PDCN1, first end connection described first
Power supply signal end VDD1, second end connect the first pull-down node PD1.
4th drop-down control unit 34 can include：
9th switch element M9, control terminal and first end connect the second source signal end VDD2, second end connection institute
State the second drop-down control node PDCN2；
Tenth switch element M10, control terminal connection the second drop-down control node PDCN2, first end connection described the
Two power supply signal end VDD2, second end connect the second pull-down node PD2.
The first drop-down module 40 can include：
11st switch element M11, it is defeated that control terminal connects the first pull-down node PD1, the first end connection signal
Outlet Output, second end connect the reference signal end VSS；
12nd switch element M12, it is defeated that control terminal connects the second pull-down node PD2, the first end connection signal
Outlet Output, second end connect the reference signal end VSS.
The output module 20 can include：
13rd switch element M13, control terminal connects the pull-up node PU, first end connects the clock signal terminal
CLK, second end connect the signal output part Output；
Storage capacitance C, is connected between the pull-up node PU and the signal output part Output.
The reset signal end Reset includes the first reset signal end Reset1 and the second reset signal end Reset2；
The reseting module 60 can include：
14th switch element M14, control terminal connects the first reset signal end Reset1, first end is connected on described
Node PU, second end is drawn to connect the reference signal end VSS；
15th switch element M15, control terminal connects the second reset signal end Reset2, first end connects the letter
Number output terminal Output, second end connect the reference signal end VSS.
In this example embodiment, all switch elements can use MOS (Metal Oxide
Semiconductor, metal-oxide semiconductor fieldeffect transistor) field-effect transistor, it specifically can use p-type
Metal-oxide-semiconductor uses N-type metal-oxide-semiconductor.It should be noted that：For different transistor types, the level letter of each signal end
Number need corresponding adjustment change.
Based on said structure, by taking all switch elements are NMOS as an example, the clock signal figure with reference to shown in Fig. 2 is to Fig. 5
In the course of work of shift register cell be specifically described.Wherein, the reference signal of reference signal end VSS is low electricity
Ordinary mail VL；The first power supply signal of first power supply signal end VDD1 and the second source signal of second source signal end VDD2 are mutual
For same frequency reverse signal, i.e., there is one all the time and working, here with the height of the first power supply signal of the first power supply signal end VDD1
Illustrated exemplified by level periods.
Kept for the stage (i.e. T1 stages) in pixel, the first reset signal of the first reset signal end Reset1, second reset
The second reset signal of signal end Reset2, the input signal of signal input part Input, the second of second source signal end VDD2
Power supply signal is low level VL, the first power supply signal of the first power supply signal end VDD1 and the clock letter of clock signal terminal CLK
Number it is high level VH, at this time, the 7th switch element M7 is turned under the action of the first power supply signal, and the first power supply signal is passed
Transport to the first drop-down control node PDCN1, the 8th switch element M8 and be transmitted to the first electricity of the first drop-down control node PDCN1
Turned under the action of source signal, the first power supply signal is transmitted to the first pull-down node PD1, the 11st switch element M11 is being passed
Transport under the action of the first power supply signal of the first pull-down node PD1 and turn on, reference signal is passed through into the 11st switch element M11
Signal output part Output is transmitted to, to continue the output of noise reduction, i.e. signal output part Output to signal output part Output
Signal is low level VL, and first switching element M1 is turned under the action of clock signal, by signal output part Output with it is upper
Node PU connections are drawn, noise reduction is indirectly carried out to pull-up node PU by signal output part Output.
In the charging stage (i.e. T2 stages), the input signal of signal input part Input is the flat VH of high point, second switch element
M2 is turned under the action of input signal, and input signal is transmitted to pull-up node PU, to charge to capacitance C, the 3rd switch member
Part M3, the 4th switch element M4, the 5th switch element M5, the 6th switch element M6 are being transmitted to the input of pull-up node PU respectively
Turned under the action of signal, reference signal is passed through into the 3rd switch element M3, the 4th switch element M4, the 5th switch element respectively
M5, the 6th switch element M6 are transmitted to the first drop-down control node PDCN1, the first pull-down node PD1, the second drop-down control node
PDCN2, the second pull-down node PD2, meanwhile, works of the 13rd switch element M13 in the input signal for being transmitted to pull-up node PU
With lower conducting, by clock signal transmission to signal output part Output, since clock signal at this time is low level VL, signal output
The output signal of end Output is also low level VL, and first switching element M1 is closed.
In bootstrapping stage (i.e. T3 stages), the clock signal of clock signal terminal CLK is high level VH, pull-up node PU's
Under effect, the 13rd switch element M13 conductings, by clock signal transmission to signal output part Output, signal output part at this time
The output signal of Output is high level signal VH, while the boot strap pull-up node PU current potentials for passing through storage capacitance C
Bootstrapping is to about 2VH, since the voltage between the control terminal and second end of first switching element is VH-2VH=-VH at this time<0,
Therefore, first switching element M1 is closed, i.e., does not influence the normal output of shift register cell.
In reseting stage (i.e. T4 stages), the clock signal of clock signal terminal CLK is low level VL, at this time signal output part
The output signal of Output is low level signal VL, and first switching element M1 is closed, simultaneously as clock signal is low level
VL, is booted to VH by the current potential of the boot strap pull-up node PU of storage capacitance C.
It should be noted that the shift register of the high level period of the second source signal of second source signal end VDD2
The operation principle of unit and the shift register of the high level period of the first power supply signal of above-mentioned first power supply signal end VDD1
The operation principle of unit is identical, therefore no longer illustrates herein.
From the foregoing, it will be observed that pixel keep the stage (i.e. T1 stages), the first power supply signal of the first power supply signal end VDD1 with
The second source signal of second source signal end VDD2 is replaced by the 11st switch element M11 and the 12nd switch element M12
Continue noise reduction to signal output part Output, meanwhile, first switch is opened by the clock signal period of clock signal terminal CLK
Element M1, indirectly to carry out noise reduction to pull-up node PU by signal output part Output, ensure that shift register cell
The resistance to degree of letter, in charging stage (i.e. T2 stages), bootstrapping stage (i.e. T3 stages) and reseting stage (i.e. T4 stages), signal is defeated
The output signal of outlet Output is determined by the clock signal of clock signal terminal CLK, ensures that shift register cell can be normal
Output.
The output signal simulation design sketch of shift register cell in specific service chart 5 is as shown in fig. 6, from Fig. 6
Understand, ensure that the resistance to degree of letter of shift register cell and normal output.
Obviously, in above-mentioned shift register cell, opened only by the first of the periodicity opening of clock signal control
Element M1 is closed, noise reduction is indirectly carried out to pull-up node PU by signal output part Output, compared with the prior art, is being ensured
On the basis of the resistance to degree of letter of shift register cell and normal output, in the noise reduction to pull-up node PU reducing one opens
Element (i.e. sixteenmo in Fig. 1 closes element M16) is closed, saves space.
This example embodiment also proposed a kind of shift-register circuit, can be used as gate driving circuit.With reference to the institute of figure 7
Show, the shift-register circuit can include the above-mentioned shift register cell of multiple cascades；Include the at reset signal end
When one reset signal end and the second reset signal end, the signal output part of the N-3 grades of shift register cells connects N grades
The signal input part of the shift register cell；The signal output part of the N+3 grades of shift register cells connects N grades
Second reset signal end of the shift register cell；The signal output part connection of the N+4 grades of shift register cells
First reset signal end of the N grades of shift register cells；Wherein, N is integer and N >=1.Wherein, 1-3 grades of displacements are posted
The input signal of storage unit can be provided by initial signal STV.
In this example embodiment, the signal end connection mode not limited to this of the shift-register circuit cascade structure,
It can be adjusted according to actual conditions, be not specifically limited here.
It should be noted that：The detail of each modular unit in the shift-register circuit is in corresponding shifting
It is described in detail in bit register unit, therefore which is not described herein again.
This example embodiment also proposed a kind of display panel, including display area and neighboring area；Wherein, it is described aobvious
Above-mentioned shift-register circuit can be set by showing the neighboring area of panel.On this basis, the viewing area of the display panel
Domain can include a plurality of grid line and a plurality of data lines that transverse and longitudinal is interlocked, and be limited by the adjacent grid line and the adjacent data cable
Fixed multiple pixel units：Wherein, the grid line is used for transmission the scanning signal that the shift-register circuit provides, the number
The data-signal of source electrode driver offer is provided according to line.
Shift-register circuit is integrated in the periphery of display panel using GOA technologies by this example embodiment, so that
While realizing the design of narrow side frame panel, the technique production of the manufacture cost, lifting display module of display panel can be also effectively reduced
Amount.
In this example embodiment, the display panel is specifically as follows LCD display panel, OLED display panel, PLED
(Polymer Light-Emitting Diode, polymer LED) display panel, PDP (Plasma Display
Panel, Plasmia indicating panel) etc., specific limitation is not done for the applicable of display panel here.
This example embodiment also provides a kind of display device, including above-mentioned display panel.Wherein, the display device
Such as it can include that mobile phone, tablet computer, television set, laptop, Digital Frame, navigator etc. are any to have display function
Product or component.
It should be noted that although some modules or list of the equipment for action executing are referred in above-detailed
Member, but this division is not enforceable.In fact, according to embodiment of the present disclosure, it is above-described two or more
Either the feature of unit and function can embody module in a module or unit.A conversely, above-described mould
Either the feature of unit and function can be further divided into being embodied by multiple modules or unit block.
In addition, although describing each step of method in the disclosure with particular order in the accompanying drawings, still, this does not really want
These steps must be performed according to the particular order by asking or implying, or the step having to carry out shown in whole could be realized
Desired result.It is additional or alternative, it is convenient to omit multiple steps are merged into a step and performed by some steps, and/
Or a step is decomposed into execution of multiple steps etc..
Through the above description of the embodiments, those skilled in the art is it can be readily appreciated that example described herein is implemented
Mode can be realized by software, can also be realized by way of software is with reference to necessary hardware.Therefore, according to the disclosure
The technical solution of embodiment can be embodied in the form of software product, the software product can be stored in one it is non-volatile
Property storage medium (can be CD-ROM, USB flash disk, mobile hard disk etc.) in or network on, including some instructions are so that a calculating
Equipment (can be personal computer, server, mobile terminal or network equipment etc.) is performed according to disclosure embodiment
Method.
Those skilled in the art will readily occur to the disclosure its after considering specification and putting into practice invention disclosed herein
Its embodiment.This application is intended to cover any variations, uses, or adaptations of the disclosure, these modifications, purposes or
Person's adaptive change follows the general principle of the disclosure and including the undocumented common knowledge in the art of the disclosure
Or conventional techniques.Description and embodiments are considered only as exemplary, and the true scope and spirit of the disclosure are by appended
Claim is pointed out.
Claims (10)
- A kind of 1. shift register cell, it is characterised in that including：Input module, connection signal input part, pull-up node, for responding input signal the input signal is transmitted to institute State pull-up node；Output module, connects the pull-up node, clock signal terminal, signal output part, for responding the electricity of the pull-up node Signal is pressed with by clock signal transmission to the signal output part；Control module is pulled down, connects the pull-up node, reference signal end, the first pull-down node, the second pull-down node, the first electricity Source signal end, second source signal end, for responding the voltage signal of the pull-up node reference signal to be transmitted separately to First pull-down node and the second pull-down node, and alternately the first power supply signal of response and second source signal, by described in First power supply signal is transmitted to first pull-down node, by the second source signal transmission to second pull-down node；First drop-down module, connects first pull-down node, second pull-down node, the reference signal end, the letter Number output terminal, for alternately responding the voltage signal of first pull-down node and second pull-down node with by the reference Signal transmission is to the signal output part；Second drop-down module, connects the pull-up node, the signal output part, the clock signal terminal, described for responding Clock signal by the voltage signal cycles of the signal output part to be transmitted to the pull-up node；Wherein, the second drop-down module includes first switching element, and control terminal connects the clock signal terminal, first end connection The signal output part, second end connect the pull-up node；First power supply signal and the second source signal are same Frequency reverse signal.
- 2. shift register cell according to claim 1, it is characterised in that the input module includes：Second switch element, control terminal and first end are all connected with the signal input part, second end connects the pull-up node.
- 3. shift register cell according to claim 1, it is characterised in that the drop-down control module includes：First drop-down control unit, connects the pull-up node, the reference signal end, the first drop-down control node, described the One pull-down node, for responding the voltage signal of the pull-up node the reference signal is transmitted separately under described first Draw control node and first pull-down node；Second drop-down control unit, connects the pull-up node, the reference signal end, the second drop-down control node, described the Two pull-down nodes, for responding the voltage signal of the pull-up node the reference signal is transmitted separately under described second Draw control node and second pull-down node；3rd drop-down control unit, connects the first power supply signal end, the first drop-down control node, first drop-down Node, for respond first power supply signal with by first power supply signal be transmitted to it is described first drop-down control node and First pull-down node；4th drop-down control unit, connects the second source signal end, the second drop-down control node, second drop-down Node, for respond the second source signal with by the second source signal transmission to described second drop-down control node and Second pull-down node.
- 4. shift register cell according to claim 3, it is characterised in thatFirst drop-down control unit includes：3rd switch element, control terminal connect the pull-up node, first end connection the first drop-down control node, second end Connect the reference signal end；4th switch element, control terminal connects the pull-up node, first end connects first pull-down node, second end connection The reference signal end；Second drop-down control unit includes：5th switch element, control terminal connect the pull-up node, first end connection the second drop-down control node, second end Connect the reference signal end；6th switch element, control terminal connects the pull-up node, first end connects second pull-down node, second end connection The reference signal end；3rd drop-down control unit includes：7th switch element, control terminal and first end connect the first power supply signal end, second end connection first drop-down Control node；8th switch element, control terminal connection described first pulls down control node, first end connects the first power supply signal end, Second end connects first pull-down node；4th drop-down control unit includes：9th switch element, control terminal and first end connect the second source signal end, second end connection second drop-down Control node；Tenth switch element, control terminal connection described second pulls down control node, first end connects the second source signal end, Second end connects second pull-down node.
- 5. shift register cell according to claim 1, it is characterised in that the first drop-down module includes：11st switch element, control terminal connects first pull-down node, first end connects the signal output part, second end Connect the reference signal end；12nd switch element, control terminal connects second pull-down node, first end connects the signal output part, second end Connect the reference signal end.
- 6. shift register cell according to claim 1, it is characterised in that the output module includes：13rd switch element, control terminal connects the pull-up node, first end connects the clock signal terminal, second end connection The signal output part；Storage capacitance, is connected between the pull-up node and the signal output part.
- 7. shift register cell according to claim 1, it is characterised in that the shift register cell further includes：Reseting module, connection reset signal end, the reference signal end, the pull-up node, the signal output part, for ringing Reset signal is answered with by reference signal transmission to the pull-up node and the signal output part.
- 8. shift register cell according to claim 7, it is characterised in that the reset signal end includes first and resets Signal end and the second reset signal end；The reseting module includes：14th switch element, control terminal connects the first reset signal end, first end connects the pull-up node, second end Connect the reference signal end；15th switch element, control terminal connects the second reset signal end, first end connects the signal output part, second End connects the reference signal end.
- A kind of 9. shift-register circuit, it is characterised in that claim 1-8 any one of them displacement including multiple cascades Register cell；When including the first reset signal end and the second reset signal end at reset signal end,The signal that the signal output part of the N-3 grades of shift register cells connects the N grades of shift register cells is defeated Enter end；The second of the signal output part N grades of shift register cells of connection of the N+3 grades of shift register cells is multiple Position signal end；The first of the signal output part N grades of shift register cells of connection of the N+4 grades of shift register cells is multiple Position signal end；Wherein, N is integer and N >=1.
- 10. a kind of display panel, including display area and neighboring area；Have the right it is characterized in that, the neighboring area is set It is required that the shift-register circuit described in 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810032531.7A CN107978294A (en) | 2018-01-12 | 2018-01-12 | Shift register cell, shift-register circuit, display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810032531.7A CN107978294A (en) | 2018-01-12 | 2018-01-12 | Shift register cell, shift-register circuit, display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107978294A true CN107978294A (en) | 2018-05-01 |
Family
ID=62005943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810032531.7A Pending CN107978294A (en) | 2018-01-12 | 2018-01-12 | Shift register cell, shift-register circuit, display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107978294A (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108831403A (en) * | 2018-08-29 | 2018-11-16 | 合肥鑫晟光电科技有限公司 | Shift register cell, driving method, gate driving circuit and display device |
| CN108877716A (en) * | 2018-07-20 | 2018-11-23 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate driving circuit and display device |
| CN110517622A (en) * | 2019-09-05 | 2019-11-29 | 合肥鑫晟光电科技有限公司 | Shift register cell and its driving method, gate driving circuit, display device |
| WO2020034856A1 (en) * | 2018-08-13 | 2020-02-20 | 京东方科技集团股份有限公司 | Shift register unit, driving method, gate driving circuit, and display device |
| CN110910852A (en) * | 2019-12-19 | 2020-03-24 | 京东方科技集团股份有限公司 | Shifting register unit, grid driving circuit and display device |
| CN111477193A (en) * | 2020-05-25 | 2020-07-31 | 京东方科技集团股份有限公司 | Shift register and driving method thereof |
| US11393378B2 (en) | 2020-10-27 | 2022-07-19 | Boe Technology Group Co., Ltd. | Gate driving circuit unit, gate driving circuit and display device |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101093647A (en) * | 2006-06-21 | 2007-12-26 | 三星电子株式会社 | Gate driving circuit and display apparatus having the same |
| CN102629459A (en) * | 2011-10-26 | 2012-08-08 | 北京京东方光电科技有限公司 | Gate line driving method, shift register and gate line driving device |
| CN105185349A (en) * | 2015-11-04 | 2015-12-23 | 京东方科技集团股份有限公司 | Shifting register, grid electrode integrated driving circuit and display device |
| CN105702225A (en) * | 2016-04-27 | 2016-06-22 | 京东方科技集团股份有限公司 | Grid driving circuit and driving method thereof, array substrate and display device |
| CN205564251U (en) * | 2016-04-26 | 2016-09-07 | 北京京东方显示技术有限公司 | Shift register , gate drive circuit, array substrate |
| CN105938711A (en) * | 2016-06-06 | 2016-09-14 | 京东方科技集团股份有限公司 | Gate driver on array (GOA) circuit and driving method |
| US20170018244A1 (en) * | 2015-07-16 | 2017-01-19 | Hannstar Display (Nanjing) Corporation | Shift register and display device |
| CN106847211A (en) * | 2017-02-22 | 2017-06-13 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit and display device |
| US20170249893A1 (en) * | 2016-02-29 | 2017-08-31 | Samsung Display Co., Ltd. | Gate driver and display apparatus including the same |
-
2018
- 2018-01-12 CN CN201810032531.7A patent/CN107978294A/en active Pending
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101093647A (en) * | 2006-06-21 | 2007-12-26 | 三星电子株式会社 | Gate driving circuit and display apparatus having the same |
| CN102629459A (en) * | 2011-10-26 | 2012-08-08 | 北京京东方光电科技有限公司 | Gate line driving method, shift register and gate line driving device |
| US20170018244A1 (en) * | 2015-07-16 | 2017-01-19 | Hannstar Display (Nanjing) Corporation | Shift register and display device |
| CN105185349A (en) * | 2015-11-04 | 2015-12-23 | 京东方科技集团股份有限公司 | Shifting register, grid electrode integrated driving circuit and display device |
| US20170249893A1 (en) * | 2016-02-29 | 2017-08-31 | Samsung Display Co., Ltd. | Gate driver and display apparatus including the same |
| CN205564251U (en) * | 2016-04-26 | 2016-09-07 | 北京京东方显示技术有限公司 | Shift register , gate drive circuit, array substrate |
| CN105702225A (en) * | 2016-04-27 | 2016-06-22 | 京东方科技集团股份有限公司 | Grid driving circuit and driving method thereof, array substrate and display device |
| CN105938711A (en) * | 2016-06-06 | 2016-09-14 | 京东方科技集团股份有限公司 | Gate driver on array (GOA) circuit and driving method |
| CN106847211A (en) * | 2017-02-22 | 2017-06-13 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit and display device |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108877716B (en) * | 2018-07-20 | 2021-01-26 | 京东方科技集团股份有限公司 | Shifting register unit and driving method thereof, grid driving circuit and display device |
| CN108877716A (en) * | 2018-07-20 | 2018-11-23 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate driving circuit and display device |
| US10984879B2 (en) | 2018-07-20 | 2021-04-20 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register unit and method for driving the same, gate driving circuit and display apparatus |
| WO2020034856A1 (en) * | 2018-08-13 | 2020-02-20 | 京东方科技集团股份有限公司 | Shift register unit, driving method, gate driving circuit, and display device |
| US10978168B2 (en) | 2018-08-13 | 2021-04-13 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Shift register unit, method of driving the same, gate driving circuit and display device |
| CN108831403B (en) * | 2018-08-29 | 2020-09-04 | 合肥鑫晟光电科技有限公司 | Shifting register unit, driving method, grid driving circuit and display device |
| CN108831403A (en) * | 2018-08-29 | 2018-11-16 | 合肥鑫晟光电科技有限公司 | Shift register cell, driving method, gate driving circuit and display device |
| CN110517622A (en) * | 2019-09-05 | 2019-11-29 | 合肥鑫晟光电科技有限公司 | Shift register cell and its driving method, gate driving circuit, display device |
| CN110910852A (en) * | 2019-12-19 | 2020-03-24 | 京东方科技集团股份有限公司 | Shifting register unit, grid driving circuit and display device |
| CN110910852B (en) * | 2019-12-19 | 2021-10-29 | 京东方科技集团股份有限公司 | Shifting register unit, grid driving circuit and display device |
| CN111477193A (en) * | 2020-05-25 | 2020-07-31 | 京东方科技集团股份有限公司 | Shift register and driving method thereof |
| CN111477193B (en) * | 2020-05-25 | 2022-04-26 | 京东方科技集团股份有限公司 | Shift register and driving method thereof |
| US11393378B2 (en) | 2020-10-27 | 2022-07-19 | Boe Technology Group Co., Ltd. | Gate driving circuit unit, gate driving circuit and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107978294A (en) | Shift register cell, shift-register circuit, display panel | |
| EP3333843B1 (en) | Shift register, gate driving circuit, display panel driving method, and display device | |
| CN106504720B (en) | Shifting register unit and driving method thereof, grid driving device and display device | |
| CN107331351B (en) | Pixel compensation circuit, driving method thereof, display panel and display device | |
| TWI713014B (en) | Display device and electronic device including the same | |
| CN102867543B (en) | Shift register, gate drivers and display device | |
| CN101060323B (en) | Clocked inverter, nand, nor and shift resister | |
| CN111179797B (en) | Shifting register unit and driving method thereof, grid driving circuit and related device | |
| CN106935206B (en) | Shift register cell, shift-register circuit and driving method, display panel | |
| US10923060B2 (en) | Shift register unit with power signal terminals having same frequencies and reverse phases, shift register circuit and display panel | |
| CN106157874A (en) | Shift register cell, driving method, gate driver circuit and display device | |
| CN104777936B (en) | Touch-control driver element and circuit, display floater and display device | |
| CN107564459B (en) | Shift register unit, grid driving circuit, display device and driving method | |
| TW201738868A (en) | Display panels | |
| CN113192551B (en) | Shift register and driving method thereof, grid driving circuit and display device | |
| CN108320692A (en) | Shift register cell and driving method, gate driving circuit, display panel | |
| CN108777129A (en) | Shift-register circuit and display device | |
| CN108597430A (en) | Shift register cell, driving method, gate driving circuit and display device | |
| CN113178221B (en) | Shift register and driving method thereof, grid driving circuit and display device | |
| CN106875913A (en) | Shift register cell and its driving method, gate driving circuit | |
| CN105139797A (en) | Special-shaped display panel and display device | |
| CN106710564A (en) | Shifting register unit, shifting register circuit and driving method thereof and display panel | |
| CN110313028A (en) | Signal generating method, signal generating circuit and display device | |
| CN107331295B (en) | Display panel | |
| CN108564912A (en) | Shift-register circuit and driving method, display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180501 |