CN107947911A - The communicator and communication means of half-duplex simulation full duplex are realized based on host computer RS485 communications - Google Patents
The communicator and communication means of half-duplex simulation full duplex are realized based on host computer RS485 communications Download PDFInfo
- Publication number
- CN107947911A CN107947911A CN201711486913.9A CN201711486913A CN107947911A CN 107947911 A CN107947911 A CN 107947911A CN 201711486913 A CN201711486913 A CN 201711486913A CN 107947911 A CN107947911 A CN 107947911A
- Authority
- CN
- China
- Prior art keywords
- host computer
- duplex
- interfaces
- mcu
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000006854 communication Effects 0.000 title claims abstract description 44
- 238000004891 communication Methods 0.000 title claims abstract description 41
- 238000004088 simulation Methods 0.000 title claims abstract description 16
- 230000000694 effects Effects 0.000 claims abstract description 7
- 230000005540 biological transmission Effects 0.000 claims description 6
- 230000005055 memory storage Effects 0.000 claims description 2
- 238000012790 confirmation Methods 0.000 claims 1
- 230000002411 adverse Effects 0.000 abstract description 2
- 230000002452 interceptive effect Effects 0.000 abstract description 2
- 238000005516 engineering process Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 2
- HCBIBCJNVBAKAB-UHFFFAOYSA-N Procaine hydrochloride Chemical compound Cl.CCN(CC)CCOC(=O)C1=CC=C(N)C=C1 HCBIBCJNVBAKAB-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/14—Two-way operation using the same type of signal, i.e. duplex
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40169—Flexible bus arrangements
- H04L12/40176—Flexible bus arrangements involving redundancy
- H04L12/40182—Flexible bus arrangements involving redundancy by using a plurality of communication lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/14—Two-way operation using the same type of signal, i.e. duplex
- H04L5/1415—Two-way operation using the same type of signal, i.e. duplex using control lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/14—Two-way operation using the same type of signal, i.e. duplex
- H04L5/16—Half-duplex systems; Simplex/duplex switching; Transmission of break signals non-automatically inverting the direction of transmission
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Abstract
The communicator that half-duplex simulation full duplex is realized based on host computer RS485 communications designed by the present invention, including host computer and executing agency, host computer is equipped with user interface, the host computer is communicated by the AB two-wires of RS485 with executing agency, external memory space is also associated with the MCU of host computer, the obtained communicator that half-duplex simulation full duplex is realized based on host computer RS485 communications of the present invention, design simple in structure is reasonable, simple chip connecting structure has been used to complete the communication efficiency of similar full duplex, it is highly suitable for using on the electronic equipment of low cost.And the obtained communication means of this law, its host computer is intended to the full duplex mode of simulation RS485 two-wires, when avoiding two-wire RS485 communications, synchronization can only have number formulary evidence to be transmitted, when the instruction of host computer data volume is more, the upper time delay that can be produced, causes UI interfaces interim card serious consequence, it is therefore prevented that adverse effect caused by interim card occur in those interactive applications for being unable to having time delay.
Description
Technical field
It is particularly a kind of that half-duplex mould is realized based on host computer RS485 communications the present invention relates to a kind of RS485 communication technologys
Intend complete double high communicators and communication means.
Background technology
While with the renewal of intelligent operating system, the replacement of hardware, medium technique development, intelligent operating system UI's
Upgrade and show that more and more important, traditional RS485 bus synchronous renewal UI technologies do not adapt to modern intelligence increasingly in time
The renewal at operating system UI interfaces, the synchronous display for waiting host computer UI cannot increasingly be received by user, interface more neocaine
Delay of pausing has seriously affected the experience of user's operation, and therefore, how quickly to update host computer UI becomes current problem to be solved.
Based under this background, the necessity of synchronized update RS485UI technologies is also more and more obvious.
The content of the invention
To solve the above-mentioned problems, the present invention provides one kind can quickly update host computer UI, improve the base of service speed
The communicator and communication means of half-duplex simulation full duplex are realized in host computer RS485 communications.
The communicator that half-duplex simulation full duplex is realized based on host computer RS485 communications designed by the present invention, including
Host computer and executing agency, host computer are equipped with user interface, and the host computer is led to by the AB two-wires of RS485 with executing agency
Believe, external memory space is also associated with the MCU of host computer.
Further scheme is that MCU is equipped with the host computer, and the MCU is STM32F103, the outside
Memory is the SRAM of model 65WV51216EBLL, the A [0 of wherein SRAM:18] interface meets the FMSC_A [0 of MCU:18] connect
Mouthful, the D [0 of SRAM:15] interface meets the FSMC_D [0 of MCU:15] interface, the UB interfaces of SRAM connect the FSMC_NBL1 interfaces of MCU,
The LB interfaces of SRAM connect the FSMC_NBL0 interfaces of MCU, and the OE interfaces of SRAM connect the FSMC_OE interfaces of MCU, the WE interfaces of SRAM
The FSMC_WE interfaces of MCU are connect, the CS interfaces of SRAM connect the FSMC_NE3 interfaces of MCU.
The communication means of the communicator that half-duplex simulation full duplex is realized based on host computer RS485 communications, is
Comprise the steps of：
1）Host computer accesses the AB two-wires of RS485, using two-wire system, after being successfully accessed, confirms serial ports and baud between equipment
Whether rate is normal, confirms whether other end sensor side device is normal, and whether data transfer and data packet are errorless；
2）User clicks on host computer user interface, starts to send the various instructions such as login and gathered data, is sent to executing agency
Communicate, when data volume transmission is larger, host computer opens up one piece in the cache instruction container that external memory space is simulated
Continuously, the identical space of size, for storing data buffer storage instruction, this memory space is dynamic memory, with cache instruction
Increase and gradually increase；
3）When adopting two-wire system communication mode executing agency, cache instruction container starts to check whether that the caching of transmission also in need refers to
Order, when detect the cache instruction not sent is stored in list when, start to notify the success of host computer data sending, to reach upper
The effect at quick renewal UI interfaces, meanwhile, bottom cache instruction container is used from queue, take out cache instruction to be lined up into
Communication of the row to executing agency's data, after bottom cache instruction sends data packet success, initially receives executing agency's return
Performance data, the then last successful instruction sent of cache instruction container removal, meanwhile, receive executing agency and run succeeded
After instruction, bottom buffer queue starts to run succeeded to host computer feedback command, and host computer receives corresponding ID instructions, then specific
Run succeeded instruction renewal, and intercommunication success is sent and received to reach batch order；
4）Bottom cache instruction container sends and receives instruct successfully after, timing clear up cache instruction container size, with ensure
The stability and rapidity of RS485 two wire analogue full-duplex communications；
5）When detecting that bottom cache instruction container does not have communication instruction, start reduce bottom cache instruction space, with up to
To the space for saving buffer storage, half-duplex next time is waited to simulate full-duplex communication process.
The obtained communicator that half-duplex simulation full duplex is realized based on host computer RS485 communications of the present invention, structure
Simple designs are reasonable, have used simple chip connecting structure to complete the communication efficiency of similar full duplex, have been highly suitable for
Used on the electronic equipment of low cost.And the obtained communication means of this law, its host computer are intended to the complete double of simulation RS485 two-wires
Work mode, when avoiding two-wire RS485 communications, synchronization can only have a number formulary according to being transmitted, when host computer data volume refers to
When making more, the upper time delay that can be produced, causes UI interfaces interim card serious consequence, it is therefore prevented that those are unable to having time delay
Interactive application there is adverse effect caused by interim card.It is larger in data using two-wire RS485 communication simulation full-duplex communications
Shi Jinhang data levels are deposited and instruction buffer, and when the renewal of upper strata UI interfaces is too fast, occlusive effects will not be caused to instruction；It is upper etc. waiing upon
When machine is idle, continue to send the instruction not sent, to reach the complete difunctional effect of half pair of work(mould.
Brief description of the drawings
Fig. 1 is frame construction drawing of the present invention.
Fig. 2 is MCU of the present invention and SRAM circuit connection figure.
Embodiment
Below in conjunction with the embodiment of the present invention and attached drawing, clear, complete description is carried out to technical scheme.
Embodiment 1.
The communicator of half-duplex simulation full duplex, including host computer 1 and execution machine are realized based on host computer RS485 communications
Structure 2, host computer 1 are equipped with user interface 3, and the host computer 1 is communicated by the AB two-wires of RS485 with executing agency 2, host computer
MCU on be also associated with external memory space 4.
MCU is equipped with the wherein described host computer, the MCU is STM32F103, and the external memory storage is model
For the SRAM of 65WV51216EBLL, the A [0 of wherein SRAM:18] interface meets the FMSC_A [0 of MCU:18] interface, the D [0 of SRAM:
15] interface meets the FSMC_D [0 of MCU:15] interface, the UB interfaces of SRAM connect the FSMC_NBL1 interfaces of MCU, the LB interfaces of SRAM
The FSMC_NBL0 interfaces of MCU are connect, the OE interfaces of SRAM connect the FSMC_OE interfaces of MCU, and the WE interfaces of SRAM meet the FSMC_ of MCU
WE interfaces, the CS interfaces of SRAM connect the FSMC_NE3 interfaces of MCU.
The communication means of the communicator that half-duplex simulation full duplex is realized based on host computer RS485 communications, is
Comprise the steps of：
1）Host computer accesses the AB two-wires of RS485, using two-wire system, after being successfully accessed, confirms serial ports and baud between equipment
Whether rate is normal, confirms whether other end sensor side device is normal, and whether data transfer and data packet are errorless；
2）User clicks on host computer user interface, starts to send the various instructions such as login and gathered data, is sent to executing agency
Communicate, when data volume transmission is larger, host computer opens up one piece in the cache instruction container that external memory space is simulated
Continuously, the identical space of size, for storing data buffer storage instruction, this memory space is dynamic memory, with cache instruction
Increase and gradually increase；
3）When adopting two-wire system communication mode executing agency, cache instruction container starts to check whether that the caching of transmission also in need refers to
Order, when detect the cache instruction not sent is stored in list when, start to notify the success of host computer data sending, to reach upper
The effect at quick renewal UI interfaces, meanwhile, bottom cache instruction container is used from queue, take out cache instruction to be lined up into
Communication of the row to executing agency's data, after bottom cache instruction sends data packet success, initially receives executing agency's return
Performance data, the then last successful instruction sent of cache instruction container removal, meanwhile, receive executing agency and run succeeded
After instruction, bottom buffer queue starts to run succeeded to host computer feedback command, and host computer receives corresponding ID instructions, then specific
Run succeeded instruction renewal, and intercommunication success is sent and received to reach batch order；
4）Bottom cache instruction container sends and receives instruct successfully after, timing clear up cache instruction container size, with ensure
The stability and rapidity of RS485 two wire analogue full-duplex communications；
5）When detecting that bottom cache instruction container does not have communication instruction, start reduce bottom cache instruction space, with up to
To the space for saving buffer storage, half-duplex next time is waited to simulate full-duplex communication process.
Claims (3)
1. a kind of communicator that half-duplex simulation full duplex is realized based on host computer RS485 communications, including host computer and execution
Mechanism, host computer are equipped with user interface, it is characterized in that the host computer is communicated by the AB two-wires of RS485 with executing agency,
External memory space is also associated with the MCU of host computer.
2. the communicator according to claim 1 that half-duplex simulation full duplex is realized based on host computer RS495 communications, its
It is characterized in being equipped with MCU in the host computer, the MCU is STM32F103, and the external memory storage is model
The A [0 of the SRAM of 65WV51216EBLL, wherein SRAM:18] interface meets the FMSC_A [0 of MCU:18] interface, the D [0 of SRAM:
15] interface meets the FSMC_D [0 of MCU:15] interface, the UB interfaces of SRAM connect the FSMC_NBL1 interfaces of MCU, the LB interfaces of SRAM
The FSMC_NBL0 interfaces of MCU are connect, the OE interfaces of SRAM connect the FSMC_OE interfaces of MCU, and the WE interfaces of SRAM meet the FSMC_ of MCU
WE interfaces, the CS interfaces of SRAM connect the FSMC_NE3 interfaces of MCU.
A kind of 3. communicator for realizing half-duplex simulation full duplex based on host computer RS485 communications as claimed in claim 1
Communication means, it is characterized in that comprising the steps of： 1）Host computer accesses the AB two-wires of RS485, using two-wire system, accesses into
After work(, whether the serial ports and baud rate between confirmation equipment are normal, confirm whether other end sensor side device is normal, data pass
Whether defeated and data packet is errorless； 2）User clicks on host computer user interface, starts to send the various fingers such as login and gathered data
Order, is sent to executing agency and communicates, and when data volume transmission is larger, host computer refers in the caching that external memory space is simulated
The space for opening up that one piece continuous, size is identical in container is made, for storing data buffer storage instruction, this memory space is deposited for dynamic
Storage, gradually increases with the increase of cache instruction； 3）When adopting two-wire system communication mode executing agency, cache instruction container is opened
Begin to check whether the cache instruction of transmission also in need, when detect the cache instruction not sent is stored in list when, start to lead to
Know the success of host computer data sending, to reach the effect at upper quick renewal UI interfaces, meanwhile, bottom cache instruction container uses
From queue, take out cache instruction to be lined up and carry out communication to executing agency's data, bottom cache instruction sends data packet
After success, the performance data of executing agency's return is initially received, then cache instruction container removes the last success sent
Instruction, meanwhile, receive executing agency and run succeeded after instruction, bottom buffer queue start to host computer feedback command perform into
Work(, host computer receives corresponding ID instructions, then the specific instruction renewal that runs succeeded, intercommunication is sent and received to reach batch order
Success； 4）Bottom cache instruction container sends and receives instruct successfully after, timing clear up cache instruction container size, with protect
Demonstrate,prove the stability and rapidity of RS485 two wire analogue full-duplex communications； 5）When detecting that bottom cache instruction container do not communicate
During instruction, start to reduce the space of bottom cache instruction, to reach the space for saving buffer storage, wait half-duplex next time
Simulate full-duplex communication process.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711486913.9A CN107947911B (en) | 2017-12-29 | 2017-12-29 | Communication device and communication method for realizing half-duplex analog full duplex based on upper computer RS485 communication |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711486913.9A CN107947911B (en) | 2017-12-29 | 2017-12-29 | Communication device and communication method for realizing half-duplex analog full duplex based on upper computer RS485 communication |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107947911A true CN107947911A (en) | 2018-04-20 |
| CN107947911B CN107947911B (en) | 2023-12-01 |
Family
ID=61937124
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711486913.9A Active CN107947911B (en) | 2017-12-29 | 2017-12-29 | Communication device and communication method for realizing half-duplex analog full duplex based on upper computer RS485 communication |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107947911B (en) |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101515849A (en) * | 2008-02-23 | 2009-08-26 | 宏正自动科技股份有限公司 | Pseudo-full duplex communication using a half duplex communication protocol |
| TWM379104U (en) * | 2009-10-07 | 2010-04-21 | Sunix Co Ltd | Improved structure of communication transmission interface |
| US20100202329A1 (en) * | 2008-07-22 | 2010-08-12 | Shinichiro Nishioka | Communication system, communication device, and communication method |
| CN102647454A (en) * | 2012-03-26 | 2012-08-22 | 常熟路车智能电子有限公司 | Mobile-heterogeneity full-duplex communication van networking system |
| JP2014115756A (en) * | 2012-12-07 | 2014-06-26 | Tamagawa Seiki Co Ltd | Communication method selection circuit, and method of the same |
| CN103944707A (en) * | 2014-05-12 | 2014-07-23 | 哈尔滨工业大学 | Full-duplex and half-duplex converter and conversion method |
| CN105472290A (en) * | 2014-09-12 | 2016-04-06 | 杭州海康威视数字技术股份有限公司 | Processing method and device for data transmitting and receiving operation modes |
| CN106375806A (en) * | 2016-08-31 | 2017-02-01 | 深圳国微技术有限公司 | User interface update method and system based on conditional access module, and frontend device |
| CN206611415U (en) * | 2017-03-21 | 2017-11-03 | 广州国联通信有限公司 | A kind of multi-party full duplex intercom system of subway train |
| CN207573372U (en) * | 2017-12-29 | 2018-07-03 | 数源科技股份有限公司 | It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex |
-
2017
- 2017-12-29 CN CN201711486913.9A patent/CN107947911B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101515849A (en) * | 2008-02-23 | 2009-08-26 | 宏正自动科技股份有限公司 | Pseudo-full duplex communication using a half duplex communication protocol |
| US20100202329A1 (en) * | 2008-07-22 | 2010-08-12 | Shinichiro Nishioka | Communication system, communication device, and communication method |
| TWM379104U (en) * | 2009-10-07 | 2010-04-21 | Sunix Co Ltd | Improved structure of communication transmission interface |
| CN102647454A (en) * | 2012-03-26 | 2012-08-22 | 常熟路车智能电子有限公司 | Mobile-heterogeneity full-duplex communication van networking system |
| JP2014115756A (en) * | 2012-12-07 | 2014-06-26 | Tamagawa Seiki Co Ltd | Communication method selection circuit, and method of the same |
| CN103944707A (en) * | 2014-05-12 | 2014-07-23 | 哈尔滨工业大学 | Full-duplex and half-duplex converter and conversion method |
| CN105472290A (en) * | 2014-09-12 | 2016-04-06 | 杭州海康威视数字技术股份有限公司 | Processing method and device for data transmitting and receiving operation modes |
| CN106375806A (en) * | 2016-08-31 | 2017-02-01 | 深圳国微技术有限公司 | User interface update method and system based on conditional access module, and frontend device |
| CN206611415U (en) * | 2017-03-21 | 2017-11-03 | 广州国联通信有限公司 | A kind of multi-party full duplex intercom system of subway train |
| CN207573372U (en) * | 2017-12-29 | 2018-07-03 | 数源科技股份有限公司 | It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex |
Non-Patent Citations (2)
| Title |
|---|
| 丁超;: "基于FPGA的RS232接口设计与实现" * |
| 丁超;: "基于FPGA的RS232接口设计与实现", 中国新通信, no. 05 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107947911B (en) | 2023-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11176068B2 (en) | Methods and apparatus for synchronizing uplink and downlink transactions on an inter-device communication link | |
| CN101556565B (en) | High performance DMA on embedded type processor chip | |
| CN104322033B (en) | The physical link of the first agreement is controlled using the expanded function structure of second protocol | |
| CN106155960A (en) | Shake hands and the UART serial port communication method of EDMA based on GPIO | |
| CN103914424B (en) | LPC peripheral expansion method based on GPIO interface and device | |
| JP2006500672A (en) | Bus connection system | |
| CN101599004B (en) | SATA controller based on FPGA | |
| CN102541793A (en) | USB (universal serial bus) based high-speed dual-computer data exchange method and data exchange device | |
| CN108932207A (en) | SDIO-WIFI data transmission method and system with buffer area | |
| CN104714918B (en) | The reception of high speed FC bus datas and way to play for time under hosted environment | |
| CN201639589U (en) | Embedded dual-redundant network card based on ARM | |
| US8788734B2 (en) | Methods and devices for universal serial bus port event extension | |
| CN102750245B (en) | Message method of reseptance, message receiver module, Apparatus and system | |
| CN104767697A (en) | Aviation full-duplex switched Ethernet controller and control method thereof | |
| CN108959136A (en) | Data delivery acceleration device, system and data transmission method based on SPI | |
| CN207573372U (en) | It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex | |
| CN102571317A (en) | Data synchronization method and system based on PCI bus in software radio system | |
| CN108280041A (en) | A kind of communication means and device of internal integrated circuit host | |
| CN109710550A (en) | A kind of frame length based on Double buffer is not fixed RS422 data communication system | |
| CN101087256B (en) | Message transmission method and system | |
| CN201886466U (en) | Seamless transition module from MDIO (management data input output) bus slave computer to SPI (serial peripheral interface) bus | |
| CN107947911A (en) | The communicator and communication means of half-duplex simulation full duplex are realized based on host computer RS485 communications | |
| CN101056316A (en) | A method for the PCI Ethernet media to access the controller transmission data | |
| CN112416521A (en) | Serial port virtualization implementation method based on linux tty subsystem | |
| CN110971621B (en) | Embedded multi-CPU interconnection circuit based on SDIO interface, interconnection method and driving method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |