CN207573372U - It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex - Google Patents
It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex Download PDFInfo
- Publication number
- CN207573372U CN207573372U CN201721899331.9U CN201721899331U CN207573372U CN 207573372 U CN207573372 U CN 207573372U CN 201721899331 U CN201721899331 U CN 201721899331U CN 207573372 U CN207573372 U CN 207573372U
- Authority
- CN
- China
- Prior art keywords
- host computer
- duplex
- interfaces
- mcu
- full duplex
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Computer And Data Communications (AREA)
Abstract
Being communicated based on host computer RS485 designed by the utility model realizes the communication device of half-duplex simulation full duplex,Including host computer and executing agency,Host computer is equipped with user interface,The host computer is communicated by the AB two-wires of RS485 with executing agency,External memory space is also associated on the MCU of host computer,Obtained communicated based on host computer RS485 of the utility model realizes the communication device of half-duplex simulation full duplex,Reasonable design simple in structure,Simple chip connecting structure has been used to complete the communication efficiency of similar full duplex,It is highly suitable for using on the electronic equipment of low cost,And the obtained communication means of this law,Its host computer is intended to the full duplex mode of simulation RS485 two-wires,When avoiding two-wire RS485 communications,Synchronization can only have a number formulary according to being sent,When the instruction of host computer data volume is more,The upper time delay that can be generated,Cause UI interfaces interim card serious consequence,Those interactive applications for being unable to having time delay is prevented to occur adversely affecting caused by interim card.
Description
Technical field
The utility model is related to a kind of RS485 communication technologys, particularly a kind of to realize half pair based on host computer RS485 communications
The complete double high communication devices of work simulation.
Background technology
While with the update of intelligent operating system, the replacement of hardware, medium technique development, intelligent operating system UI's
Timely update and show that more and more important, traditional RS485 bus synchronous update UI technologies do not adapt to modern intelligence increasingly
The update at operating system UI interfaces, the synchronous display for waiting for host computer UI cannot increasingly be received by user, interface more neocaine
Delay of pausing has seriously affected the experience of user's operation, and therefore, how quickly to update host computer UI becomes current problem to be solved.
Based under this background, the necessity of synchronized update RS485UI technologies is also more and more apparent.
Utility model content
To solve the above-mentioned problems, the utility model provide it is a kind of can quickly update host computer UI, improve service speed
Based on host computer RS485 communicate realize half-duplex simulation full duplex communication device.
Being communicated based on host computer RS485 designed by the utility model realizes the communication device of half-duplex simulation full duplex,
Including host computer and executing agency, host computer is equipped with user interface, and the host computer is by the AB two-wires of RS485 with performing machine
Structure communicates, and external memory space is also associated on the MCU of host computer.
Further embodiment is, is equipped with MCU in the host computer, and the MCU is STM32F103, the outside
Memory is the SRAM of model 65WV51216EBLL, the A [0 of wherein SRAM:18] interface meets the FMSC_A [0 of MCU:18] it connects
Mouthful, the D [0 of SRAM:15] interface meets the FSMC_D [0 of MCU:15] interface, the UB interfaces of SRAM connect the FSMC_NBL1 interfaces of MCU,
The LB interfaces of SRAM connect the FSMC_NBL0 interfaces of MCU, and the OE interfaces of SRAM connect the FSMC_OE interfaces of MCU, the WE interfaces of SRAM
The FSMC_WE interfaces of MCU are connect, the CS interfaces of SRAM connect the FSMC_NE3 interfaces of MCU.
Described realizes that the communication means of the communication device of full duplex is simulated in half-duplex based on host computer RS485 communications, is
It comprises the steps of：
1）Host computer accesses the AB two-wires of RS485, using two-wire system, after being successfully accessed, confirm serial ports between equipment and
Whether baud rate is normal, confirms whether other end sensor side device is normal, and whether data transmission and data packet are errorless；
2）User clicks host computer user interface, starts to send the various instructions such as login and gathered data, is sent to execution
Mechanism communicates, and when data volume transmission is larger, is opened up in the cache instruction container that host computer is simulated in external memory space
One piece of space continuous, size is identical, for storing data buffer storage instruction, this memory space is dynamic memory, with caching
The increase of instruction and gradually increase；
3）When adopting two-wire system communication mode executing agency, cache instruction container starts to check whether the slow of transmission also in need
Deposit instruction, when detect the cache instruction not sent is stored in list when, start notify host computer data send successfully, to reach
The effect at upper quick update UI interfaces, meanwhile, bottom cache instruction container is used from queue, is taken out caching to be lined up and is referred to
The communication carried out to executing agency's data is enabled, after bottom cache instruction transmission data is bundled into work(, executing agency is initially received and returns
The performance data returned, the then last successful instruction sent of cache instruction container removal, meanwhile, receive executing agency's execution
After success instructs, bottom buffer queue starts to run succeeded to host computer feedback command, and host computer receives corresponding ID and instructs, then
The specific instruction update that runs succeeded sends and receives intercommunication success to reach batch order；
4）Bottom cache instruction container sends and receives instruct successfully after, timing clear up cache instruction container size, with
Ensure the stability and rapidity of RS485 two wire analogue full-duplex communications；
5）When detecting that bottom cache instruction container does not have communication instruction, start to reduce the space of bottom cache instruction,
To reach the space for saving buffer storage, half-duplex next time is waited for simulate full-duplex communication process.
Obtained communicated based on host computer RS485 of the utility model realizes the communication device of half-duplex simulation full duplex,
Reasonable design simple in structure has used simple chip connecting structure to complete the communication efficiency of similar full duplex, very suitable
It closes and is used on the electronic equipment of low cost.And the obtained communication means of this law, host computer are intended to simulation RS485 two-wires
Full duplex mode, when avoiding two-wire RS485 communications, synchronization can only have a number formulary according to being sent, when host computer data
When amount instruction is more, the upper time delay that can be generated causes UI interfaces interim card serious consequence, it is therefore prevented that those are unable to having time
Adversely affecting caused by interim card occurs in the interactive application of delay.Using two-wire RS485 communication simulation full-duplex communications, in data
Data level is carried out when larger to deposit and instruction buffer, and when the update of upper strata UI interfaces is too fast, occlusive effects will not be caused to instruction；Etc. waiing upon
During the host computer free time, continue to send the instruction not sent, to achieve the effect that half pair of work(mould is complete difunctional.
Description of the drawings
Fig. 1 is the utility model frame construction drawing.
Fig. 2 is the utility model MCU and SRAM circuit connection figure.
Specific embodiment
Below in conjunction with the utility model embodiment and attached drawing, the technical solution of the utility model is carried out clear, complete
Whole description.
Embodiment 1.
It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex, including host computer 1 and perform machine
Structure 2, host computer 1 are equipped with user interface 3, and the host computer 1 is communicated by the AB two-wires of RS485 with executing agency 2, host computer
MCU on be also associated with external memory space 4.
MCU is equipped in the wherein described host computer, the MCU is STM32F103, and the external memory is model
For the SRAM of 65WV51216EBLL, the A [0 of wherein SRAM:18] interface meets the FMSC_A [0 of MCU:18] interface, the D [0 of SRAM:
15] interface meets the FSMC_D [0 of MCU:15] interface, the UB interfaces of SRAM connect the FSMC_NBL1 interfaces of MCU, the LB interfaces of SRAM
The FSMC_NBL0 interfaces of MCU are connect, the OE interfaces of SRAM connect the FSMC_OE interfaces of MCU, and the WE interfaces of SRAM meet the FSMC_ of MCU
WE interfaces, the CS interfaces of SRAM connect the FSMC_NE3 interfaces of MCU.
Described realizes that the communication means of the communication device of full duplex is simulated in half-duplex based on host computer RS485 communications, is
It comprises the steps of：
1）Host computer accesses the AB two-wires of RS485, using two-wire system, after being successfully accessed, confirm serial ports between equipment and
Whether baud rate is normal, confirms whether other end sensor side device is normal, and whether data transmission and data packet are errorless；
2）User clicks host computer user interface, starts to send the various instructions such as login and gathered data, is sent to execution
Mechanism communicates, and when data volume transmission is larger, is opened up in the cache instruction container that host computer is simulated in external memory space
One piece of space continuous, size is identical, for storing data buffer storage instruction, this memory space is dynamic memory, with caching
The increase of instruction and gradually increase；
3）When adopting two-wire system communication mode executing agency, cache instruction container starts to check whether the slow of transmission also in need
Deposit instruction, when detect the cache instruction not sent is stored in list when, start notify host computer data send successfully, to reach
The effect at upper quick update UI interfaces, meanwhile, bottom cache instruction container is used from queue, is taken out caching to be lined up and is referred to
The communication carried out to executing agency's data is enabled, after bottom cache instruction transmission data is bundled into work(, executing agency is initially received and returns
The performance data returned, the then last successful instruction sent of cache instruction container removal, meanwhile, receive executing agency's execution
After success instructs, bottom buffer queue starts to run succeeded to host computer feedback command, and host computer receives corresponding ID and instructs, then
The specific instruction update that runs succeeded sends and receives intercommunication success to reach batch order；
4）Bottom cache instruction container sends and receives instruct successfully after, timing clear up cache instruction container size, with
Ensure the stability and rapidity of RS485 two wire analogue full-duplex communications；
5）When detecting that bottom cache instruction container does not have communication instruction, start to reduce the space of bottom cache instruction,
To reach the space for saving buffer storage, half-duplex next time is waited for simulate full-duplex communication process.
Claims (2)
1. a kind of communicated based on host computer RS485 realizes the communication device of half-duplex simulation full duplex, including host computer and execution
Mechanism, host computer is equipped with user interface, it is characterized in that the host computer is communicated by the AB two-wires of RS485 with executing agency,
External memory space is also associated on the MCU of host computer.
2. according to claim 1 communicated based on host computer RS485 realizes the communication device of half-duplex simulation full duplex,
It is characterized in being equipped with MCU in the host computer, the MCU is STM32F103, and the external memory is model
The A [0 of the SRAM of 65WV51216EBLL, wherein SRAM:18] interface meets the FMSC_A [0 of MCU:18] interface, the D [0 of SRAM:
15] interface meets the FSMC_D [0 of MCU:15] interface, the UB interfaces of SRAM connect the FSMC_NBL1 interfaces of MCU, the LB interfaces of SRAM
The FSMC_NBL0 interfaces of MCU are connect, the OE interfaces of SRAM connect the FSMC_OE interfaces of MCU, and the WE interfaces of SRAM meet the FSMC_ of MCU
WE interfaces, the CS interfaces of SRAM connect the FSMC_NE3 interfaces of MCU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721899331.9U CN207573372U (en) | 2017-12-29 | 2017-12-29 | It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201721899331.9U CN207573372U (en) | 2017-12-29 | 2017-12-29 | It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN207573372U true CN207573372U (en) | 2018-07-03 |
Family
ID=62686138
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201721899331.9U Active CN207573372U (en) | 2017-12-29 | 2017-12-29 | It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN207573372U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107947911A (en) * | 2017-12-29 | 2018-04-20 | 数源科技股份有限公司 | The communicator and communication means of half-duplex simulation full duplex are realized based on host computer RS485 communications |
-
2017
- 2017-12-29 CN CN201721899331.9U patent/CN207573372U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107947911A (en) * | 2017-12-29 | 2018-04-20 | 数源科技股份有限公司 | The communicator and communication means of half-duplex simulation full duplex are realized based on host computer RS485 communications |
| CN107947911B (en) * | 2017-12-29 | 2023-12-01 | 数源科技股份有限公司 | Communication device and communication method for realizing half-duplex analog full duplex based on upper computer RS485 communication |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11176068B2 (en) | Methods and apparatus for synchronizing uplink and downlink transactions on an inter-device communication link | |
| CN101556565B (en) | High performance DMA on embedded type processor chip | |
| CN101788972B (en) | System and method for transmitting data | |
| CN102819512B (en) | A kind of full-duplex communication device based on SPI and method thereof | |
| CN111090221B (en) | PCIe DMA data transmission system and method for direct-write lithography system | |
| CN108932207A (en) | SDIO-WIFI data transmission method and system with buffer area | |
| CN207573372U (en) | It is communicated based on host computer RS485 and realizes the communication device of half-duplex simulation full duplex | |
| WO2024082944A1 (en) | Method and apparatus for data exchange between multiple processors, device, and storage medium | |
| CN103885900B (en) | Data access processing method, PCIe device and user equipment | |
| CN109710550A (en) | A kind of frame length based on Double buffer is not fixed RS422 data communication system | |
| CN101604304B (en) | Multi-CPU communication method and relay protection device | |
| CN103593316B (en) | A kind ofly reduce the method that MCU interruption takies I2C bus time | |
| CN112416521A (en) | Serial port virtualization implementation method based on linux tty subsystem | |
| CN107947911B (en) | Communication device and communication method for realizing half-duplex analog full duplex based on upper computer RS485 communication | |
| CN204595919U (en) | A kind of interface arrangement of embedded human artificial neural networks processor | |
| CN102546582A (en) | Method and system of improving transmission speed of embedded data transmission system | |
| CN116629176A (en) | Heterogeneous accelerator card-oriented multifunctional DMA design method and system | |
| CN103428053A (en) | Method for achieving interactive transmission among intelligent devices | |
| CN105893036A (en) | Compatible accelerator extension method for embedded system | |
| CN206003081U (en) | A kind of synchronous serial interface association of industrial computer processes managing device and industrial computer | |
| CN110399314A (en) | A kind of CPU, a kind of electronic equipment and a kind of cpu cache control method | |
| CN102420734A (en) | System for realizing topological structure of controller area network (CAN) bus | |
| CN212647461U (en) | Synchronous or asynchronous serial communication control circuit based on PCI bus | |
| CN102708091A (en) | Double-CPU (central processing unit) system communication method based on virtual network card | |
| CN102033834B (en) | Remote control device as well as server and client applying same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |