CN107844263B - 存储器系统及处理器系统 - Google Patents
存储器系统及处理器系统 Download PDFInfo
- Publication number
- CN107844263B CN107844263B CN201710132910.9A CN201710132910A CN107844263B CN 107844263 B CN107844263 B CN 107844263B CN 201710132910 A CN201710132910 A CN 201710132910A CN 107844263 B CN107844263 B CN 107844263B
- Authority
- CN
- China
- Prior art keywords
- memory
- storage unit
- queue
- page
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0631—Configuration or reconfiguration of storage systems by allocating resources to storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1677—Verifying circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1693—Timing circuits or methods
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Computer Hardware Design (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Memory System (AREA)
Abstract
Description
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016-183330 | 2016-09-20 | ||
JP2016183330A JP2018049672A (ja) | 2016-09-20 | 2016-09-20 | メモリシステムおよびプロセッサシステム |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107844263A CN107844263A (zh) | 2018-03-27 |
CN107844263B true CN107844263B (zh) | 2021-02-05 |
Family
ID=61621016
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710132910.9A Active CN107844263B (zh) | 2016-09-20 | 2017-03-08 | 存储器系统及处理器系统 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10592163B2 (zh) |
JP (1) | JP2018049672A (zh) |
CN (1) | CN107844263B (zh) |
TW (1) | TWI663543B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109903800A (zh) * | 2019-03-15 | 2019-06-18 | 中国科学院上海微系统与信息技术研究所 | 相变储存器控制装置、相变储存器控制方法、电子装置及存储介质 |
JP2023077829A (ja) * | 2021-11-25 | 2023-06-06 | ソニーセミコンダクタソリューションズ株式会社 | 電子機器 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101625898A (zh) * | 2008-07-10 | 2010-01-13 | 海力士半导体有限公司 | 对非易失性存储器设备进行编程的方法 |
CN103854705A (zh) * | 2012-11-30 | 2014-06-11 | 三星电子株式会社 | 用于提供智能存储器架构的方法和系统 |
CN105659331A (zh) * | 2013-10-28 | 2016-06-08 | 高通股份有限公司 | 电阻式存储器中的写脉冲宽度方案 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3591887B2 (ja) * | 1994-09-12 | 2004-11-24 | 富士通株式会社 | 半導体記憶装置 |
JP4192060B2 (ja) | 2003-09-12 | 2008-12-03 | シャープ株式会社 | 不揮発性半導体記憶装置 |
US20080126690A1 (en) | 2006-02-09 | 2008-05-29 | Rajan Suresh N | Memory module with memory stack |
JP5400262B2 (ja) | 2005-12-28 | 2014-01-29 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置 |
US8130535B2 (en) * | 2009-09-01 | 2012-03-06 | Qualcomm Incorporated | Flexible word-line pulsing for STT-MRAM |
US8347175B2 (en) * | 2009-09-28 | 2013-01-01 | Kabushiki Kaisha Toshiba | Magnetic memory |
JP4956640B2 (ja) | 2009-09-28 | 2012-06-20 | 株式会社東芝 | 磁気メモリ |
DE112009005413B4 (de) * | 2009-12-02 | 2018-11-29 | Micron Technology, Inc. | Verfahren zur Aktualisierung für nichtflüchtige Speicher und Nichtflüchtiger-Speicher-Vorrichtung |
JP5560944B2 (ja) | 2010-06-18 | 2014-07-30 | ソニー株式会社 | 記憶素子の駆動方法 |
JP5010723B2 (ja) * | 2010-09-22 | 2012-08-29 | 株式会社東芝 | 半導体記憶制御装置 |
JP2014026681A (ja) * | 2012-07-24 | 2014-02-06 | Ps4 Luxco S A R L | 半導体装置及びこれを備えた情報処理システム |
JP6107625B2 (ja) * | 2013-12-02 | 2017-04-05 | ソニー株式会社 | 記憶制御装置、記憶装置、情報処理システムおよびその記憶制御方法 |
US9418721B2 (en) * | 2014-01-21 | 2016-08-16 | International Business Machines Corporation | Determining and storing bit error rate relationships in spin transfer torque magnetoresistive random-access memory (STT-MRAM) |
US9406368B2 (en) * | 2014-01-21 | 2016-08-02 | International Business Machines Corporation | Dynamic temperature adjustments in spin transfer torque magnetoresistive random-access memory (STT-MRAM) |
KR102364381B1 (ko) * | 2015-03-06 | 2022-02-18 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 그의 동작방법 |
-
2016
- 2016-09-20 JP JP2016183330A patent/JP2018049672A/ja active Pending
-
2017
- 2017-03-08 CN CN201710132910.9A patent/CN107844263B/zh active Active
- 2017-03-10 TW TW106108076A patent/TWI663543B/zh active
- 2017-03-10 US US15/455,387 patent/US10592163B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101625898A (zh) * | 2008-07-10 | 2010-01-13 | 海力士半导体有限公司 | 对非易失性存储器设备进行编程的方法 |
CN103854705A (zh) * | 2012-11-30 | 2014-06-11 | 三星电子株式会社 | 用于提供智能存储器架构的方法和系统 |
CN105659331A (zh) * | 2013-10-28 | 2016-06-08 | 高通股份有限公司 | 电阻式存储器中的写脉冲宽度方案 |
Also Published As
Publication number | Publication date |
---|---|
US20180081593A1 (en) | 2018-03-22 |
US10592163B2 (en) | 2020-03-17 |
JP2018049672A (ja) | 2018-03-29 |
TW201814494A (zh) | 2018-04-16 |
TWI663543B (zh) | 2019-06-21 |
CN107844263A (zh) | 2018-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6122170B1 (ja) | 不揮発性ram及び不揮発性ramを含むシステム | |
US8645723B2 (en) | Asynchronous management of access requests to control power consumption | |
KR101056560B1 (ko) | 고체 상태 디스크 시스템에서 버퍼 캐시의 프로그래밍 방법및 장치 | |
US8954672B2 (en) | System and method for cache organization in row-based memories | |
US20050055493A1 (en) | [method for accessing large block flash memory] | |
US20110131366A1 (en) | Memory management unit and memory management method | |
US10997082B2 (en) | Memory system, computing system, and methods thereof for cache invalidation with dummy address space | |
US8495286B2 (en) | Write buffer for improved DRAM write access patterns | |
CN109891397A (zh) | 用于固态装置中的操作系统高速缓冲存储器的设备及方法 | |
CN107844263B (zh) | 存储器系统及处理器系统 | |
JP2014154119A (ja) | メモリ制御装置及び半導体記憶装置 | |
US10496546B2 (en) | Cache memory and processor system | |
US20070016720A1 (en) | Non-volatile memory cell device, programming element and method for programming data into a plurality of non-volatile memory cells | |
US20180188976A1 (en) | Increasing read pending queue capacity to increase memory bandwidth | |
KR101645003B1 (ko) | 메모리 제어기 및 그 메모리 제어기가 탑재된 컴퓨팅 장치 | |
CN102362263A (zh) | Ssd控制器与ssd控制器的操作方法 | |
US20130332665A1 (en) | Memory with bank-conflict-resolution (bcr) module including cache | |
CN110543430B (zh) | 一种使用mram的存储装置 | |
US10553276B2 (en) | Semiconductor memory device | |
US20130073790A1 (en) | Magnetic random access memory with burst access | |
CN105320470B (zh) | 存储设备中的访问抑制 | |
KR101977866B1 (ko) | 병렬 tlc stt mram 기반 대용량 llc 및 이의 동작 제어 방법 | |
US10185510B2 (en) | Bank interleaving controller and semiconductor device including the same | |
CN112579481B (zh) | 数据处理方法、数据处理装置和计算装置 | |
CN112965816B (zh) | 内存管理技术及计算机系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: Tokyo Patentee after: TOSHIBA MEMORY Corp. Address before: Tokyo Patentee before: Japanese businessman Panjaya Co.,Ltd. Address after: Tokyo Patentee after: Kaixia Co.,Ltd. Address before: Tokyo Patentee before: TOSHIBA MEMORY Corp. |
|
CP01 | Change in the name or title of a patent holder | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220701 Address after: Tokyo Patentee after: Japanese businessman Panjaya Co.,Ltd. Address before: Tokyo Patentee before: TOSHIBA MEMORY Corp. |
|
TR01 | Transfer of patent right |