CN107786206A - Pipeline SAR-ADC system - Google Patents
Pipeline SAR-ADC system Download PDFInfo
- Publication number
- CN107786206A CN107786206A CN201711228776.9A CN201711228776A CN107786206A CN 107786206 A CN107786206 A CN 107786206A CN 201711228776 A CN201711228776 A CN 201711228776A CN 107786206 A CN107786206 A CN 107786206A
- Authority
- CN
- China
- Prior art keywords
- successive approximation
- digital conversion
- approximation type
- digital
- type analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 58
- 239000003990 capacitor Substances 0.000 claims description 26
- 238000005070 sampling Methods 0.000 claims description 22
- 238000003491 array Methods 0.000 claims description 14
- 238000010586 diagram Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 3
- BWSIKGOGLDNQBZ-LURJTMIESA-N (2s)-2-(methoxymethyl)pyrrolidin-1-amine Chemical compound COC[C@@H]1CCCN1N BWSIKGOGLDNQBZ-LURJTMIESA-N 0.000 description 2
- UGAJKWZVPNVCIO-UHFFFAOYSA-N Terminalin Chemical compound O1C(=O)C(C2=3)=C(C4=C(O)C(O)=C(O)C=C4C(=O)O4)C4=C(O)C=3OC(=O)C3=C2C1=C(O)C(OC1=O)=C3C2=C1C=C(O)C(O)=C2O UGAJKWZVPNVCIO-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007123 defense Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The invention discloses a Pipeline SAR-ADC system, which comprises successive approximation type analog-to-digital conversion modules and a register, wherein the number of the successive approximation type analog-to-digital conversion modules is N, N is a positive integer greater than or equal to 2, the N successive approximation type analog-to-digital conversion modules are sequentially connected to form N orders, the order of each successive approximation type analog-to-digital conversion module corresponds to the order of signals input in all the successive approximation type analog-to-digital conversion modules, and the digital output end of each successive approximation type analog-to-digital conversion module is connected with the input end of the register. The successive approximation type analog-to-digital conversion module is used for converting an analog signal input into the successive approximation type analog-to-digital conversion module into a digital signal and sending the digital signal to the register; the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a pipeline type for output. The invention has the advantages of less used components, convenient realization, low cost and capability of improving the output rate and the resolution ratio during application.
Description
Technical Field
The invention relates to the technical field of integrated circuits, in particular to a Pipeline SAR-ADC system.
Background
An analog-to-digital converter (ADC) is a key device for converting an analog signal into a digital signal, and plays a crucial role in the fields of aerospace and defense, automotive applications, software radio, consumer electronics, video monitoring and image acquisition, radar communication, and the like. With the continuous development of modern technology, the requirements of the fields on speed and resolution are continuously increased, and the requirements on the analog-digital converter are higher and higher.
The traditional analog-to-digital converter often adopts a Pipeline-ADC structure and an SAR-ADC structure, wherein the Pipeline-ADC structure has the following defects when being applied: first, the Pipeline-ADC is greatly affected by capacitance mismatch, which results in a great limitation on the Pipeline-ADC resolution; secondly, the Pipeline-ADC needs to be equipped with an error correction module, which increases the power consumption and area of the ADC, and limits its application in the fields of industrial control and the like. The SAR-ADC structure has the following disadvantages when applied: the SAR-ADC adopts a gradual approximation type voltage comparison method, so that the SAR-ADC cannot be applied to a high-speed environment, namely the sampling rate of the SAR-ADC is low.
Disclosure of Invention
The invention aims to solve the problems of low resolution and low sampling rate of the traditional analog-to-digital converter, and provides a Pipeline SAR-ADC system which has the advantage of structural combination of Pipeline and SAR-ADC and can improve the output rate and resolution.
The invention mainly solves the problems by the following technical scheme: a Pipeline SAR-ADC system comprises successive approximation type analog-to-digital conversion modules and a register, wherein the number of the successive approximation type analog-to-digital conversion modules is N, N is a positive integer greater than or equal to 2, the N successive approximation type analog-to-digital conversion modules are sequentially connected to form N orders, the order of each successive approximation type analog-to-digital conversion module corresponds to the order of signals input in all the successive approximation type analog-to-digital conversion modules, and the digital output end of each successive approximation type analog-to-digital conversion module is connected with the input end of the register; wherein,
the successive approximation type analog-to-digital conversion module is used for converting an analog signal input into the successive approximation type analog-to-digital conversion module into a digital signal and sending the digital signal to the register;
and the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a pipeline form for output.
Furthermore, the successive approximation type analog-to-digital conversion module comprises two sampling switches, two capacitor arrays, two comparators, a logic control module and an output buffer module, wherein the two sampling switches are connected with the input ends of the two capacitor arrays in a one-to-one correspondence manner, and the output ends of the two capacitor arrays are respectively connected with the non-inverting input end and the inverting input end of the comparator; the output end of the comparator is connected with the input end of the logic control module, the digital control output end of the logic control module is connected with the digital bit control input end of the capacitor array, and the output end of the logic control module is connected with the input end of the output buffer module.
Furthermore, a signal amplifying circuit is arranged on a line between any two adjacent successive approximation type analog-to-digital conversion modules.
In conclusion, the invention has the following beneficial effects: (1) the invention has simple integral structure, less used components, convenient realization and low cost, and can effectively improve the output rate of the ADC by combining the SAR-ADC circuit structure with the Pipeline operation mode.
(2) The invention adopts a fully differential structure, and can reduce the noise and the interference of capacitor mismatch.
(3) The invention can divide the full range from the maximum (first stage) to the minimum (N stages) by dividing the range step by step when being applied, each stage is converted by the SAR-ADC, and then the Pipeline type recombination output is formed, so that the resolution of the final output is greatly improved.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principles of the invention. In the drawings:
FIG. 1 is a block diagram of one embodiment of the present invention;
FIG. 2 is a block diagram of a successive approximation analog-to-digital conversion module according to an embodiment of the present invention;
FIG. 3 is a diagram illustrating the overall voltage simulation results according to an embodiment of the present invention;
FIG. 4 is a diagram illustrating a simulation result of local voltages according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail below with reference to examples and accompanying drawings, and the exemplary embodiments and descriptions thereof are only used for explaining the present invention and are not meant to limit the present invention.
Example 1:
as shown in fig. 1, a Pipeline SAR-ADC system includes successive approximation type analog-to-digital conversion modules and a register, where the number of successive approximation type analog-to-digital conversion modules is N, N is a positive integer greater than or equal to 2, and the N successive approximation type analog-to-digital conversion modules are sequentially connected to form N stages. In this embodiment, the order of each successive approximation type analog-to-digital conversion module corresponds to the order of signals input in all successive approximation type analog-to-digital conversion modules, and the order of signals input by the N-order successive approximation type analog-to-digital conversion module is as follows: a first order successive approximation type analog-to-digital conversion module, a second order successive approximation type analog-to-digital conversion module, … … and an Nth order successive approximation type analog-to-digital conversion module. In the specific setting of this embodiment, a signal amplifying circuit is disposed on a line between any two adjacent successive approximation type analog-to-digital conversion modules.
The structure of fig. 1 shows that N successive approximation type digital-to-analog conversion modules are operated in a pipeline type manner, and compared with the conventional successive approximation type digital-to-analog converter, the system can remarkably improve the analog-to-digital conversion speed. Fig. 2 shows that the system is a differential structure, and compared with a traditional successive approximation type digital-to-analog converter, the differential input differential comparison structure can effectively inhibit the influence of input noise on an output result. In addition, the differential structure can effectively reduce the influence of signal common-mode errors on the output.
In this embodiment, the digital output end of each successive approximation type analog-to-digital conversion module is connected to the input end of the register, and the successive approximation type analog-to-digital conversion module is configured to convert an analog signal input thereto into a digital signal and send the digital signal to the register; the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a pipeline type for output.
When the embodiment is applied, the analog input signal VinEntering a first-order successive approximation type analog-to-digital conversion module, and converting the analog signal into N through the first-order successive approximation type analog-to-digital conversion module1Bit digital signal D1Store to the register. The residual voltage V output by the first-order successive approximation type analog-to-digital conversion moduleo1Amplified into a voltage V by a signal amplifying circuiti2Voltage V ofi2Converting the analog signal into N by a second-order successive approximation type analog-to-digital conversion module2Bit digital signal D2The residual voltage V is stored in a register and output by a second-order successive approximation type analog-to-digital conversion moduleo2Amplified into a voltage V by a signal amplifying circuiti3. By analogy, the input signal V is input in the last orderiNAfter entering the Nth order successive approximation type analog-to-digital conversion module, the analog signal is converted into NnBit digital signal Dn. Finally D1，D2…DnIn Pipeline) Form combined output (N)1+N2+…+Nn) Bit digital signal Dout。
Example 2:
as shown in fig. 2, the present embodiment is further defined on the basis of embodiment 1 as follows: the successive approximation type analog-to-digital conversion module of the embodiment includes a sampling switch, a capacitor array, a comparator, a logic control module and an output buffer module, wherein the capacitor array is provided with IN, OUT, G, H, L and C1-NThe pin and the logic control module are provided with IN, OUT, CLK and C1(1-N)And C2(1-N)And (7) a pin. In this embodiment, the number of the sampling switches and the number of the capacitor arrays are two, and the two sampling switches are sampling switches SAMP respectively1And a sampling switch SAMP2SAMP switch1And a sampling switch SAMP2Respectively connected with IN input ends of two capacitor arrays IN one-to-one correspondence, and input voltage Vip(t)By sampling switches SAMP1Input, input voltage Vin(t)By sampling switches SAMP2And (4) inputting. And OUT output ends of the two capacitor arrays are respectively connected with a non-inverting input end and an inverting input end of the comparator. The output end of the comparator is connected with the input end of the IN of the logic control module, and the C of the logic control module1(1-N)Digital control output and C of a capacitor array1-NC of digital bit control input end connection and logic control module2(1-N)C of digital control output end and another capacitor array1-NThe digital bit control input end is connected, and the OUT output end of the logic control module is connected with the input end of the output buffer module.
When the embodiment is applied, the reference high voltage V is input into the H ends of the two capacitor arraysrefHThe L ends of the two capacitor arrays are input with a reference low voltage VrefLThe G ends of the two capacitor arrays are input with a ground voltage GND, and the CLK Clock input end of the logic control module is input with a Clock signal. At the sampling phase, the sampling switch SAMP1SAMP (sampling switch)2Closed, differential positive input voltage Vip(t)By sampling switch SAMP1Form Vip(z)Entering a capacitor array, inputting a voltage V at the negative terminalin(t)By sampling switch SAMP2Form Vin(z)Into another capacitor array. Sampling switch SAMP during the comparison phase1SAMP (sampling switch)2Disconnecting, the comparator CMP compares the output voltages V of the two capacitor arrayspAnd VnThereby determining the output logic D of the comparator CMPcmpAnd inputting the data to a logic control module. The logic control module is input to the IN input end of the logic control module according to the output voltage value, and the logic control module is connected with the output end of the output voltage1(1-N)Outputting control signals of corresponding digital positions to a control port C of a capacitor array1-NAnd from C2(1-N)Outputting control signals of corresponding digital positions to a control port C of another capacitor array1-NAnd further eliminating charges stored in the two capacitor arrays corresponding to the digital position, and simultaneously recording corresponding digital data of the digital position. After one comparison procedure is completed, the logic control module eliminates the charges stored in the capacitor array in the same way in successive cycles to complete the output data of all digital positions, and finally outputs the final digital data D in a pipeline (pipeline) formout. The output buffer signal D of the output buffer module can be selectively added according to specific requirementsbout。
The embodiment applies and realizes a 16-bit Pipeline SAR-ADC system, the sampling rate of which is 33kHz, the reference voltage is 2.5V, and the input signal is changed from 0V to 2.5V. The output result is that the significant digit (ENOB) reaches 16 bits, the Integral Nonlinearity (INL) is less than 0.5LSB, and the Differential Nonlinearity (DNL) is less than 0.5 LSB. Fig. 3 and 4 are simulation diagrams of an example application of the circuit. The simulation method is that the output digital signal of the 16-bit Pipeline SAR-ADC system passes through an ideal DAC, and the analog signal output by the DAC is compared with the input analog signal. Wherein the upper line in the coordinate system shown in fig. 3 is the voltage input signal varying from 0V to 2.5V and the lower line is the analog signal into which the circuit converts the output digital signal. As can be seen from fig. 3, the voltage output signal of the circuit varies linearly and substantially corresponds to the voltage input signal. Fig. 4 is a graph of the results of local voltage simulation, where the flatter lines are the input analog signals and the more tortuous lines are the analog signals converted from the output digital signals. As can be seen from the figure, the analog signal converted from the output digital signal is substantially stepped, and is expected.
The above-mentioned embodiments are intended to illustrate the objects, technical solutions and advantages of the present invention in further detail, and it should be understood that the above-mentioned embodiments are merely exemplary embodiments of the present invention, and are not intended to limit the scope of the present invention, and any modifications, equivalent substitutions, improvements and the like made within the spirit and principle of the present invention should be included in the scope of the present invention.
Claims (3)
1. A Pipeline SAR-ADC system is characterized by comprising successive approximation type analog-to-digital conversion modules and a register, wherein the number of the successive approximation type analog-to-digital conversion modules is N, N is a positive integer greater than or equal to 2, the N successive approximation type analog-to-digital conversion modules are sequentially connected to form N orders, the order of each successive approximation type analog-to-digital conversion module corresponds to the order of input signals in all the successive approximation type analog-to-digital conversion modules, and the digital output end of each successive approximation type analog-to-digital conversion module is connected with the input end of the register; wherein,
the successive approximation type analog-to-digital conversion module is used for converting an analog signal input into the successive approximation type analog-to-digital conversion module into a digital signal and sending the digital signal to the register;
and the register is used for receiving the digital signals output by the successive approximation type analog-to-digital conversion module and combining the digital signals output by the N-order successive approximation type analog-to-digital conversion module into a pipeline form for output.
2. The Pipeline SAR-ADC system of claim 1, wherein the successive approximation type analog-to-digital conversion module comprises two sampling switches, two capacitor arrays, two comparators, a logic control module and an output buffer module, the two sampling switches are connected with the input ends of the two capacitor arrays in a one-to-one correspondence manner, and the output ends of the two capacitor arrays are respectively connected with the non-inverting input end and the inverting input end of the comparator; the output end of the comparator is connected with the input end of the logic control module, the digital control output end of the logic control module is connected with the digital bit control input end of the capacitor array, and the output end of the logic control module is connected with the input end of the output buffer module.
3. The Pipeline SAR-ADC system of claim 1 or 2, wherein a signal amplifying circuit is arranged on a line between any two adjacent successive approximation type analog-to-digital conversion modules.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711228776.9A CN107786206B (en) | 2017-11-29 | 2017-11-29 | Pipeline SAR-ADC system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711228776.9A CN107786206B (en) | 2017-11-29 | 2017-11-29 | Pipeline SAR-ADC system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107786206A true CN107786206A (en) | 2018-03-09 |
| CN107786206B CN107786206B (en) | 2024-02-02 |
Family
ID=61431308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711228776.9A Active CN107786206B (en) | 2017-11-29 | 2017-11-29 | Pipeline SAR-ADC system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107786206B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110995268A (en) * | 2019-12-24 | 2020-04-10 | 中山大学 | Multi-order successive approximation type n bit analog-to-digital converter |
| CN115328386A (en) * | 2022-08-26 | 2022-11-11 | 无锡众享科技有限公司 | ADC module control framework based on time slot control |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8659461B1 (en) * | 2012-11-13 | 2014-02-25 | University Of Macau | Analog to digital converter circuit |
| US8749412B1 (en) * | 2013-03-06 | 2014-06-10 | Jin-Shy Tsai | Anti-noise successive approximation analog to digital conversion method |
| CN103888141A (en) * | 2014-04-09 | 2014-06-25 | 华为技术有限公司 | Assembly line successive approximation type analog-digital converter self-calibration method and device |
| CN104124971A (en) * | 2013-11-08 | 2014-10-29 | 西安电子科技大学 | Two-stage pipelined analog-digital converter based on successive approximation principle |
| CN104168025A (en) * | 2014-08-25 | 2014-11-26 | 西安交通大学 | Charge type assembly line successive approximation register analog to digital converter |
| CN104320141A (en) * | 2014-10-21 | 2015-01-28 | 华南理工大学 | Low-power-consumption 12-bit assembly line successive approximation analog-digital converter |
| US9219492B1 (en) * | 2014-09-19 | 2015-12-22 | Hong Kong Applied Science & Technology Research Institute Company, Limited | Loading-free multi-stage SAR-assisted pipeline ADC that eliminates amplifier load by re-using second-stage switched capacitors as amplifier feedback capacitor |
| CN105897272A (en) * | 2016-03-30 | 2016-08-24 | 豪威科技(上海)有限公司 | Successive approximation register analog-to-digital converter and control method thereof |
| CN106209102A (en) * | 2016-06-27 | 2016-12-07 | 合肥工业大学 | Mixed type two-layer configuration for full parellel successive approximation analog-digital converter |
| CN207410329U (en) * | 2017-11-29 | 2018-05-25 | 四川知微传感技术有限公司 | Pipeline SAR-ADC device |
| US20210194490A1 (en) * | 2016-02-10 | 2021-06-24 | Telefonaktiebolaget Lm Ericsson (Publ) | Leakage Compensation for a Successive Approximation Analog-to-Digital Converter |
-
2017
- 2017-11-29 CN CN201711228776.9A patent/CN107786206B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8659461B1 (en) * | 2012-11-13 | 2014-02-25 | University Of Macau | Analog to digital converter circuit |
| US8749412B1 (en) * | 2013-03-06 | 2014-06-10 | Jin-Shy Tsai | Anti-noise successive approximation analog to digital conversion method |
| CN104124971A (en) * | 2013-11-08 | 2014-10-29 | 西安电子科技大学 | Two-stage pipelined analog-digital converter based on successive approximation principle |
| CN103888141A (en) * | 2014-04-09 | 2014-06-25 | 华为技术有限公司 | Assembly line successive approximation type analog-digital converter self-calibration method and device |
| WO2015154671A1 (en) * | 2014-04-09 | 2015-10-15 | 华为技术有限公司 | Self-calibration method and device for pipeline successive approximation type analogue to digital convertor |
| CN104168025A (en) * | 2014-08-25 | 2014-11-26 | 西安交通大学 | Charge type assembly line successive approximation register analog to digital converter |
| US9219492B1 (en) * | 2014-09-19 | 2015-12-22 | Hong Kong Applied Science & Technology Research Institute Company, Limited | Loading-free multi-stage SAR-assisted pipeline ADC that eliminates amplifier load by re-using second-stage switched capacitors as amplifier feedback capacitor |
| CN104320141A (en) * | 2014-10-21 | 2015-01-28 | 华南理工大学 | Low-power-consumption 12-bit assembly line successive approximation analog-digital converter |
| US20210194490A1 (en) * | 2016-02-10 | 2021-06-24 | Telefonaktiebolaget Lm Ericsson (Publ) | Leakage Compensation for a Successive Approximation Analog-to-Digital Converter |
| CN105897272A (en) * | 2016-03-30 | 2016-08-24 | 豪威科技(上海)有限公司 | Successive approximation register analog-to-digital converter and control method thereof |
| CN106209102A (en) * | 2016-06-27 | 2016-12-07 | 合肥工业大学 | Mixed type two-layer configuration for full parellel successive approximation analog-digital converter |
| CN207410329U (en) * | 2017-11-29 | 2018-05-25 | 四川知微传感技术有限公司 | Pipeline SAR-ADC device |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110995268A (en) * | 2019-12-24 | 2020-04-10 | 中山大学 | Multi-order successive approximation type n bit analog-to-digital converter |
| CN110995268B (en) * | 2019-12-24 | 2023-06-20 | 中山大学 | Multi-order successive approximation type n bit analog-to-digital converter |
| CN115328386A (en) * | 2022-08-26 | 2022-11-11 | 无锡众享科技有限公司 | ADC module control framework based on time slot control |
| CN115328386B (en) * | 2022-08-26 | 2023-08-01 | 无锡众享科技有限公司 | ADC module control architecture based on time slot control |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107786206B (en) | 2024-02-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10135457B2 (en) | Successive approximation register analog-digital converter having a split-capacitor based digital-analog converter | |
| CN102045067B (en) | Conversion and calibration algorithm for improving output signal-to-noise ratio of successive approximation (SAR) analog-to-digital converter (ADC) and ADC | |
| CN107769784B (en) | Oversampling type Pipeline SAR-ADC system | |
| Lin et al. | A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS | |
| US11418209B2 (en) | Signal conversion circuit utilizing switched capacitors | |
| US20150162926A1 (en) | Successive approximation register analog-to-digital converter | |
| EP3567720B1 (en) | Mismatch and reference common-mode offset insensitive single-ended switched capacitor gain stage | |
| JP6372102B2 (en) | Analog-digital conversion circuit | |
| CN113794475B (en) | Calibration method of capacitor array type successive approximation analog-digital converter | |
| CN111034052B (en) | Method and apparatus for enabling a wide input common mode range in a SAR ADC without additional active circuitry | |
| CN104283562A (en) | Successive approximation type analog-to-digital conversion device | |
| CN107786206B (en) | Pipeline SAR-ADC system | |
| CN114401006A (en) | Successive approximation ADC capacitance calibration method | |
| CN110176930B (en) | Multi-position resolution sub-pipeline structure for measuring jump height of transmission curve | |
| CN207410329U (en) | Pipeline SAR-ADC device | |
| CN207504850U (en) | Oversampling type Pipeline SAR-ADC device | |
| TWI739722B (en) | Analog-to-digital converter and method of operating same | |
| CN215420236U (en) | Quantizer circuit for SAR ADC | |
| Jiang et al. | A 16-channel 12-bit rail-to-rail successive approxmation register ADC for AFEs | |
| CN108075778B (en) | Pipeline SAR-ADC circuit structure | |
| Liu et al. | A fully differential SAR/single-slope ADC for CMOS imager sensor | |
| CN111181564A (en) | Calibration device and calibration method for gain error of SAR type ADC | |
| TWI763525B (en) | Analog-to-digital converter and method of operating same | |
| CN113114263B (en) | SAR analog-to-digital converter | |
| Zhang et al. | An 8-bit 80MS/s 2b/cycle SAR ADC for Sensor Application |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |