CN107680950B - Multi-chip laminated packaging structure and packaging method thereof - Google Patents

Multi-chip laminated packaging structure and packaging method thereof Download PDF

Info

Publication number
CN107680950B
CN107680950B CN201710848054.7A CN201710848054A CN107680950B CN 107680950 B CN107680950 B CN 107680950B CN 201710848054 A CN201710848054 A CN 201710848054A CN 107680950 B CN107680950 B CN 107680950B
Authority
CN
China
Prior art keywords
chip
electrodes
packaging
sheet
top surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710848054.7A
Other languages
Chinese (zh)
Other versions
CN107680950A (en
Inventor
张晓天
潘华
鲁明朕
鲁军
哈姆扎·依玛兹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alpha and Omega Semiconductor Cayman Ltd
Original Assignee
Alpha and Omega Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alpha and Omega Semiconductor Inc filed Critical Alpha and Omega Semiconductor Inc
Priority to CN201710848054.7A priority Critical patent/CN107680950B/en
Publication of CN107680950A publication Critical patent/CN107680950A/en
Application granted granted Critical
Publication of CN107680950B publication Critical patent/CN107680950B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3672—Foil-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492—Bases or plates or solder therefor
    • H01L23/4922—Bases or plates or solder therefor having a heterogeneous or anisotropic structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49531—Additional leads the additional leads being a wiring board
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005—Shape
    • H01L2224/4009—Loop shape
    • H01L2224/40095—Kinked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/40139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous strap daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73221—Strap and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8434—Bonding interfaces of the connector
    • H01L2224/84345—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/84986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

The invention relates to a multi-chip laminated packaging structure and a packaging method thereof.A connecting sheet is arranged on a source electrode of an HS chip and a drain electrode of an LS chip to realize the electrical connection, the conduction loss and the switching loss are reduced, and the heat dissipation efficiency is enhanced. The IC chip is connected on the connecting sheet in an insulated mode, so that the IC chip can be stacked above the plane where the HS chip and the LS chip are located, and the size of the packaged device is effectively reduced. In the invention, the bottom surfaces of the first and second slide carriers can be exposed outside the plastic packaging body; there are also many methods, further expose the partial surface that does not connect IC chip on the connection piece outside the plastic packaging body; or the connecting sheet is further connected with a heat dissipation plate, and a part of the surface of the heat dissipation plate is exposed outside the plastic packaging body; or the heat dissipation plate is inserted into the reserved gap of the plastic package body to contact the connecting sheet to help dissipate heat.

Description

Multi-chip laminated packaging structure and packaging method thereof
The scheme is a divisional application
The name of the original invention is: multi-chip laminated packaging structure and packaging method thereof
Original application No.: 201310617032.1
Application date of the original case: 11/2013, 27/month
Technical Field
The invention relates to the field of semiconductors, in particular to a multi-chip laminated packaging structure and a packaging method thereof.
Background
In a DC-DC converter, two MOSFETs (metal oxide semiconductor field effect transistors) are usually provided as switching switches, one being a high side MOSFET (HS for short) and the other being a low side MOSFET (LS for short). Wherein, the gate G1 of HS and the gate G2 of LS are both connected to a controller (IC); the drain D1 of HS is connected to the Vin terminal, the source S1 is connected to the drain D2 of LS, and the source S2 of LS is connected to the Gnd terminal to form the DC-DC converter.
For the chip package structure in the DC-DC converter, it is desirable to package the high-side MOSFET chip, the low-side MOSFET chip and the controller chip in the same plastic package body to reduce the number of peripheral devices and improve the utilization efficiency of the power supply and the like. However, for a specific package structure, the high-side MOSFET chip, the low-side MOSFET chip and the controller chip can only be arranged in parallel on the same plane of the lead frame, and thus the package is bulky; moreover, simply connecting the corresponding leads of the chip by wires (e.g., between the source S1 of HS and the drain D2 of LS) would increase the electrical and thermal resistance, affecting the performance of the finished device.
Disclosure of Invention
The invention aims to provide a multi-chip laminated packaging structure and various implementation schemes of a packaging method thereof, which can stack a controller chip on the planes of high-end and low-end MOSFET chips by arranging a connecting sheet, and realize the circuit connection of corresponding chip pins through the connecting sheet so as to realize the packaging of a plurality of semiconductor chips in the same semiconductor package, thereby reducing the number of elements during the assembly of a direct current-direct current converter, reducing the size of the whole semiconductor package, and effectively improving the electrical property and the heat dissipation effect of a device.
In order to achieve the above object, an embodiment of the present invention provides a multi-chip stacked package structure, which includes:
the lead frame is provided with a first wafer carrying table, a second wafer carrying table and a plurality of pins which are separated from each other, and the second wafer carrying table is further provided with a first part and a second part which are separated from each other;
a first chip, the back electrode of which is arranged downwards and is connected on the first slide holder in a conductive manner;
a second chip, wherein the front electrodes of the second chip are arranged downwards by overturning and are electrically connected to the first part and the second part of the second slide holder, some front electrodes of the second chip are connected to the first part, and other front electrodes of the second chip are connected to the second part;
a bonding sheet having a bottom surface electrically connected to both of the front electrodes of the first chip arranged upwardly and the back electrodes of the second chip arranged upwardly;
a third chip having a back surface disposed downward and insulatively attached to the top surface of the bond pad;
and a plastic package body encapsulating the third chip, the connection sheet, the first and second chips, the lead frame, and the leads correspondingly connected between the chip electrodes or between the chip electrodes and the leads, the third chip, the connection sheet, the first and second chips, the lead frame, and the leads, the leads being connected to an external device, and at least a portion of the back surfaces of the first and second stage being exposed outside the plastic package body.
In a specific application example, the first chip is an HS chip which is a high-side MOSFET chip, and a drain electrode arranged on the back side of the HS chip is conductively connected to the first chip carrying platform;
the second chip is an LS chip which is used as a low-side MOSFET chip and is packaged at a chip level, a source electrode arranged on the front side of the LS chip is electrically connected to a first part of the second wafer carrier, and a gate electrode arranged on the front side of the LS chip is electrically connected to a second part of the second wafer carrier;
the back surface of the connecting sheet is electrically connected to the source electrode on the front surface of the HS chip and the drain electrode on the back surface of the LS chip so as to realize the electrical connection between the two electrodes;
the third chip is an IC chip as a controller, the bottom surface of the third chip is connected to the top surface of the connecting sheet in an insulating way, and a plurality of electrodes on the top surface of the third chip are respectively and correspondingly connected to corresponding electrodes on other chips or corresponding pins on the lead frame through leads;
the electrodes on the front surface of the HS chip or the back surface of the LS chip, which are not shielded by the connecting sheet, are also correspondingly connected to corresponding electrodes on other chips or corresponding pins on the lead frame through leads respectively.
In one embodiment, the package structure is further provided with a heat dissipation plate before the plastic package body is formed, and the heat dissipation plate and the third chip are respectively connected on the top surface of the bonding sheet, so that the heat dissipation plate and the bonding sheet form heat conduction contact, and heat dissipation is realized through the surface of the heat dissipation plate exposed outside the top surface of the plastic package body.
In another embodiment, the package structure is further provided with a heat dissipation plate after the plastic package body is formed; the plastic package body is characterized in that a notch is further formed in the top surface of the plastic package body, the bottom of the heat dissipation plate is inserted into the notch to be connected to the top surface of the connecting sheet, the heat dissipation plate is in heat conduction contact with the connecting sheet, and heat dissipation is achieved through the top of the heat dissipation plate, which is left outside the top surface of the plastic package body.
The bond pad has a high side connection portion connected to the first chip and a low side connection portion connected to the second chip; the high end connecting part and the low end connecting part of the connecting piece have the same or different thicknesses;
in one embodiment, the sum of the thicknesses of the high side connection portion, the first chip, and the first stage is equal to the sum of the thicknesses of the low side connection portion, the second chip, and the second stage, so that the top surface of the bonded wafer is leveled to hold the third chip firmly.
In another embodiment, the third chip is connected to the lower portion of the connecting portion or the upper portion of the connecting portion, and the top surface of the lower portion of the connecting portion or the upper portion of the connecting portion is exposed to the outside of the molding compound for heat dissipation.
Preferably, a plurality of contacts for locally adjusting the thickness of the coupling piece are formed on the coupling piece, and the contacts are configured such that the top surface of the coupling piece is recessed downward to form blind holes without penetration, and the bottom surface of the coupling piece is protruded downward.
The coupling piece is further provided with a lead connecting portion which is electrically connected to the interconnection pin provided on the lead frame; the lead connecting portion, the high end connecting portion and the low end connecting portion are formed by integrally molding or by assembling and connecting the connecting pieces;
preferably, the lead connecting portion and the interconnection pin are correspondingly provided with a locking mechanism for preventing the position of the connecting piece from changing in the assembling and packaging processes.
Preferably, the conductive connection between the first chip and the first stage, between the second chip and the second stage, and between the connection piece and the first chip and the second chip is realized by solder or conductive epoxy resin adhesive arranged between the surfaces connected with each other;
the third chip is connected with the connecting sheet in an insulating way through non-conductive adhesive glue arranged on the back surface of the third chip.
Preferably, the bonding sheet is a copper sheet.
Another technical solution of the present invention is to provide a method for packaging a multi-chip stack, including:
the method comprises the steps that a lead frame is arranged, and the lead frame is provided with a first wafer carrying table, a second wafer carrying table and a plurality of pins which are separated from each other, wherein the second wafer carrying table is further provided with a first part and a second part which are separated from each other;
arranging a back electrode of the first chip downwards and connecting the back electrode on the first chip in a conductive manner;
turning over a second chip to enable front electrodes of the second chip to be arranged downwards and to be connected to the first portion and the second portion of the second slide holder in an electrically conductive mode, wherein some front electrodes of the second chip are connected to the first portion, and other front electrodes of the second chip are connected to the second portion;
electrically connecting the bottom surface of the bonding sheet to the first chip-upwardly disposed front electrodes and the second chip-upwardly disposed back electrode;
disposing and insulatingly attaching the back surface of the third chip to the top surface of the bond pad;
forming a plastic package body, packaging a third chip, a connecting sheet, a first chip, a second chip, a lead frame and leads correspondingly connected between a chip electrode and a chip electrode or between the chip electrode and a pin, which are sequentially stacked into a multilayer structure, and cutting the plastic package body to form an independent device; and the part of the pin connected with the external device and at least one part of the back surfaces of the first slide stage and the second slide stage are exposed outside the plastic package body.
In one embodiment, the packaging method further comprises the step of connecting a heat dissipation plate to the top surface of the coupling sheet before plastic packaging, so that the heat dissipation plate is in heat conduction contact with the coupling sheet, and heat dissipation is realized through the surface of the heat dissipation plate exposed outside the top surface of the plastic packaging body.
In another embodiment, the encapsulation method forms a notch on the top surface of the plastic package body formed by encapsulation, and inserts the bottom of a heat dissipation plate arranged in the notch to connect to the top surface of the bonding pad, and forms the heat conduction contact between the heat dissipation plate and the bonding pad, thereby realizing heat dissipation through the top part of the heat dissipation plate left outside the top surface of the plastic package body.
The bond pad has a high side connection portion connected to the first chip and a low side connection portion connected to the second chip; the high end connecting part and the low end connecting part of the connecting piece have the same or different thicknesses;
when the thicknesses of the two parts are different, the third chip is connected to the part with the smaller thickness in the high-end connecting part or the low-end connecting part of the connecting sheet, and the top surface of the part with the larger thickness in the high-end connecting part or the low-end connecting part is exposed out of the plastic package body to realize heat dissipation.
Preferably, the conductive connection between the first chip and the first stage, between the second chip and the second stage, and between the connection piece and the first chip and the second chip is realized by solder or conductive epoxy resin adhesive arranged between the surfaces connected with each other;
the third chip is connected with the connecting sheet in an insulating way through non-conductive adhesive glue arranged on the back surface of the third chip.
In a preferred embodiment, a plurality of contacts for locally adjusting the thickness of the connecting piece are formed on the connecting piece, and the contacts are formed by punching the top surface of the connecting piece downwards to form blind holes without penetration and simultaneously make the bottom surface of the connecting piece downwards protrude.
In any of the above embodiments, the first chip is formed by: respectively forming a plating layer on the surface of the silicon chip for connecting other devices; carrying out chip test; grinding the back of the chip and metalizing the back to control the thickness of the first chip and form a corresponding back electrode; cutting to form independent first chips; and then, connecting the first chip with the first chip back side facing downwards to a first chip carrying table.
The second chip is formed by the following process: forming a plating layer on the surface of the silicon chip for connecting other devices; carrying out chip test and circuit pattern mapping; planting balls at corresponding positions on the front surface of the silicon wafer to form corresponding front surface electrodes; packaging the chip scale to form a packaging body; grinding the front surface of the chip to expose the top of the planting balls out of the top surface of the packaging body; pre-cutting the front side of the chip to form a scribing groove; grinding the back of the chip and metalizing the back to control the thickness of the second chip and form a corresponding back electrode; cutting to form independent second chips; and then, turning over the second chip and connecting the front surface of the second chip to a second chip carrying table downwards.
The third chip is formed by the following process: grinding the back of the chip; coating non-conductive adhesive glue on the back of the IC chip; cutting to form independent third chips; then, the third chip is bonded on the top surface of the bonding sheet which is connected to the first chip and the second chip;
after the third chip, the bond pad, the first chip and the second chip are stacked to form a multi-layer structure, the method further comprises the following steps: pasting an adhesive tape, and curing; bonding the chip electrodes and the pins to form leads respectively; forming a plastic package body; forming a plating layer at a position exposed outside the plastic package body; and finally cutting to form each independent packaging device.
Compared with the prior art, the multi-chip laminated packaging structure and the packaging method thereof have the advantages that:
compared with the structure that a plurality of patches or key-bonded leads are used for connecting the source electrode of the HS chip and the drain electrode of the LS chip, the invention can electrically connect the two electrodes by simultaneously welding or electrically bonding the source electrode of the HS chip and the drain electrode of the LS chip by using only one connecting sheet, has simple and easy process, reduces the conductive loss and the switching loss, enhances the heat dissipation efficiency and has better performance of the finished product of the device.
Compared with the structure that three chips are arranged on the same plane in parallel, the IC chip is connected to the connecting piece in an insulating way, so that the IC chip can be stacked above the plane where the HS chip and the LS chip are located, the size of a packaged device is effectively reduced, and packaging materials are saved.
The bottom surfaces of the first and second chip carriers can be exposed outside the plastic package body, so that the circuit board can be conveniently connected and heat dissipation can be realized. The invention also has three methods, further form the surface for heat dissipation on the top surface of the plastic-sealed body, namely, expose the surface of a part not connecting IC chip on the connection piece outside the plastic-sealed body; or the connecting sheet is further connected with a heat dissipation plate, and part of the surface of the heat dissipation plate is exposed outside the plastic packaging body; or the heat dissipation plate is inserted into the notch reserved in the plastic package body to contact the connecting sheet for heat dissipation.
The laminated structure of the invention does not affect the bonding between the IC chip and other chips, HS chip or LS chip and the pins to form the connecting leads. The thickness of different positions in the packaging structure can be adjusted by arranging the connecting sheets with different thicknesses of all parts or by the heat dissipation plates connected on the connecting sheets, so that the total thickness of the IC chip, the connecting sheet part below the IC chip, the HS chip, the first wafer carrying table and the corresponding lead on one side of the packaging structure is matched with the total thickness of the thicker part of the connecting sheet on the other side of the packaging structure or the combination of the heat dissipation plate and the connecting sheet, the LS chip and the second wafer carrying table.
In the present invention, it is also possible to form a plurality of contacts protruding downward on the bottom surface by punching holes in the coupling piece, which makes it possible to easily and quickly perform a local thickness adjustment of the coupling piece in the case, for example, after the wire is bonded.
The invention is provided with a locking mechanism on the connecting sheet and the lead frame pin connected with the connecting sheet, so as to ensure that the position of the connecting sheet is not changed in the assembling and packaging processes. In addition, the heat sink may be fixed in position by providing a locking mechanism.
Drawings
Fig. 1A is a perspective view of the chip package structure in the first embodiment of the present invention;
fig. 1B is a front perspective view of the chip package structure in the first embodiment of the present invention;
fig. 1C is a schematic side cross-sectional view of the chip package structure in the first embodiment of the present invention;
FIGS. 1D and 1E are schematic structural views of the front and back sides of a preferred bonding pad in the chip package structure according to the present invention;
fig. 2A to 2G are schematic structural diagrams corresponding to the steps of the chip packaging method in the first embodiment of the present invention;
FIG. 3 is a flow chart of a chip packaging method according to a first embodiment of the invention;
FIGS. 4A to 4G are schematic structural diagrams corresponding to the steps of the chip packaging method in the second embodiment of the present invention;
FIG. 5 is a flow chart of a chip packaging method according to a second embodiment of the invention;
FIGS. 6A to 6H are schematic structural diagrams corresponding to the steps of the chip packaging method in the third embodiment of the present invention;
FIG. 7 is a flow chart of a chip packaging method according to a third embodiment of the invention;
FIGS. 8A to 8F are schematic structural views corresponding to the steps of the chip packaging method in the fourth embodiment of the present invention;
fig. 9 is a flow chart of a chip packaging method in a third embodiment of the invention.
Detailed Description
Preferred embodiments of the present invention will be described below with reference to the accompanying drawings.
Example 1
Referring to fig. 1A to 1C, the present invention includes 2 MOSFET chips (2N-type or 2P-type) of the same type as the high-side MOSFET (abbreviated as HS chip 20) and the low-side MOSFET (abbreviated as LS chip 30), respectively. A controller chip (referred to as an IC chip 50 for short) is stacked on the same plane where the two MOSFET chips are located through a bonding pad 40, and the IC chip 50 is connected to the corresponding electrodes and leads 14 of the LS chip 30 and the HS chip 20 and then packaged in the same plastic package 100 to form a dc-dc converter.
The HS chip 20 and the LS chip 30 are respectively provided with a source electrode and a grid electrode on the front surface of the chip, and a drain electrode on the back surface of the chip; the gate G1 of the HS chip 20 and the gate G2 of the LS chip 30 are both connected to the control electrode of the IC chip 50; the drain D1 of the HS chip 20 is connected to the Vin terminal, the source S1 is connected to the drain D2 of the LS chip 30, and the source S2 of the LS chip 30 is connected to the Gnd terminal, forming the DC-DC converter. Other components such as a capacitor, an inductor and the like can be arranged between two ends of the Vin-Gnd of the DC-DC converter.
The present embodiment provides a package structure, in which a lead frame 10 (see fig. 2A) is provided, and the lead frame 10 is provided with a first stage 11 and a second stage separated from each other on the same plane, wherein the second stage is further provided with a first portion 12 and a second portion 13 separated from each other. The lead frame 10 is further provided with a plurality of mutually separated leads 14, including: a low-side source lead, a low-side gate lead, a high-side source lead, a high-side gate lead, and an interconnect lead 15, etc.
The leads 14 in this embodiment are distributed around the first stage 11 and the second stage, wherein the high-side drain lead is extended from the first stage 11, the low-side source lead is extended from the first portion 12 of the second stage, and the low-side gate lead is extended from the second portion 13 of the second stage; the other pins 14 are spaced from the first stage 11 or the second stage.
The HS chip 20 is placed on the first stage 11, and a solder or conductive epoxy adhesive 91 or other conductive connecting material is disposed between the back surface of the HS chip 20 and the top surface of the first stage 11, so that the drain S1 on the back surface of the HS chip 20 is electrically connected to the first stage 11 and can be connected to an external device through a high-side drain pin.
The LS chip 30 of chip level package is placed on the second wafer stage after being turned over, and soldering tin or conductive epoxy resin bonding glue 91 and the like are arranged between the downward front surface of the LS chip 30 and the first part 12 and the second part 13 of the second wafer stage, so that the source electrode on the front surface of the LS chip 30 is electrically connected with the first part 12 of the second wafer stage and can be communicated with an external device through a low-end source electrode pin; meanwhile, the gate G2 on the front side of the LS chip 30 is electrically connected to the second portion 13 of the second stage, and can be connected to an external device through a low-side gate lead.
The bonding pad 40 specially disposed in the package structure provided in this embodiment is made of a conductive material, such as a copper sheet. The bonding pad 40 is provided with a high-side connection portion 41 and a low-side connection portion 42, which are respectively bonded and disposed on the upward surfaces of the HS chip 20 and the LS chip 30 by solder or conductive epoxy adhesive 91, so that the source S1 on the front surface of the HS chip 20 and the drain D2 on the back surface of the LS chip 30 (both of which are disposed upward) are respectively electrically connected to corresponding positions on the bottom surface of the bonding pad 40, and the source S1 of the HS chip 20 and the drain D2 of the LS chip 30 are electrically connected.
The thickness of the bond pad 40 is designed such that the sum of the thickness of the upper connection portion 41 of the bond pad 40 and the HS chip 20 and the like thereunder is equal to the sum of the thickness of the lower connection portion 42 of the bond pad 40 and the LS chip 30 and the like thereunder, so as to ensure that the top surface of the entire bond pad 40 is parallel to the plane in which the HS chip 20 and the LS chip 30 are located after bonding, thereby facilitating the subsequent stable placement of the IC chip 50. For example, the thickness of the first stage 11 and the second stage is made uniform in the preferred embodiment; the HS chip 20 and the LS chip 30 have the same thickness, and the top surfaces of the two chips after being connected to the lead frame 10 are horizontal; further, the bond pads 40 are made to have the same thickness at the positions corresponding to the connection of the HS chips 20 and the LS chips 30, thereby ensuring that the top surfaces thereof after being stacked on the two chips are also horizontal.
Referring to FIGS. 1D to 1E, for example, bumps 411 and 421 capable of adjusting the thickness of the high-end connecting portion 41 and the low-end connecting portion 42 may be formed on the bottom of the coupling piece 40. Also, in a preferred embodiment, a plurality of downwardly projecting contacts 45 are formed at the locations of the bumps 411, 421 to further adjust the thickness of each portion of the coupling piece 40. These contacts 45 are formed by punching holes in the coupling piece 40 to form non-penetrating depressions in the top surface of the coupling piece 40 and to form the contacts 45 at the bottom of the coupling piece 40. The punching depth of the contacts 45 at different positions on one coupling piece 40 can be the same or different, and is determined according to the specific thickness adjustment condition.
Meanwhile, the bond pads 40 are further provided with lead connection portions 43 for electrically connecting with the interconnection leads 15 located at the periphery of the lead frame 10, so that the source S1 of the HS chip 20 and the drain D2 of the LS chip 30 and the bond pads 40 can further communicate with external devices through the interconnection leads 15. The pin connecting portion 43 of the bond pad 40, which has the thickness of the downwardly protruding portion 431 plus the thickness of the interconnection pin 15 connected to the protruding portion 431, should also meet the above-mentioned design objective of making the top surface of the bond pad 40 parallel to the two MOSFET chips after bonding.
In a preferred embodiment, a locking mechanism is disposed on the interconnection pin 15 of the lead frame 10 and the pin connecting portion 43 of the coupling tab 40. In the exemplary structure of fig. 1A, the locking mechanism of the interconnection pin 15 is a plurality of positioning holes 81, the locking mechanism of the coupling piece 40 is a positioning member 82 at a corresponding position at the bottom thereof, the illustrated positioning member 82 is a structure extending or bending downward from the bottom surface of the coupling piece 40, and can be inserted into the positioning holes 81 to fix the position of the coupling piece 40, so as to ensure that the coupling piece 40 does not move during the assembling and packaging process. When the locking mechanism is provided, the thickness of the positioning member 82 of the coupling piece 40 is larger than that of the pin connecting portion 43, so as to ensure that the positioning member 82 can be inserted into the positioning hole 81 of the interconnection pin 15. The invention is not limited to the use of other embodiments in which the positions of the positioning hole 81 and the positioning member 82 are interchanged or other locking mechanisms may be used.
In the exemplary structure of FIG. 1A, the bond pads 40 are shaped and dimensioned such that the high side connection portions 41 of the bond pads 40 substantially cover a substantial area of the top of the LS chip 30 beneath them, but the low side connection portions 42 do not completely cover the top of the HS chip 20. Thus, the source S1 and the gate G1, which are not covered by the connecting sheet 40, on the front surface of the HS chip 20, can be directly connected to the leads 14 of the lead frame 10 or the electrodes of other chips (such as the IC chip 50) through a plurality of bonding wires 60; alternatively, a plurality of segments of individually bonded leads 60 are provided to indirectly connect to corresponding electrodes on other chips (e.g., IC chip 50) using the leads 14 of the lead frame 10 as a relay. The present invention is also not limited to other embodiments, in which other structures of the bonding pads 40 are used, for example, structures that do not completely cover the LS chip 30; alternatively, the coupling piece 40 is not integrally formed, but is formed by a plurality of small coupling parts connected or assembled together, or the like.
The IC chip 50 of the present invention is adhesively disposed on the top surface of the bonding sheet 40 by a non-conductive adhesive 92 or other insulating fixing connection manner, so that the IC chip 50, the bonding sheet 40, the HS chip 20 and the LS chip 30 form a stacked multi-layer structure from top to bottom, and the IC chip 50 and the electrodes of the HS chip 20 and the LS chip 30 are not electrically connected by the bonding sheet 40.
In the example structure of fig. 1A, the IC chip 50 is located above the high-side connection portion 41 of the bond pad 40, i.e., a position above the HS chip 20; in other examples, the IC chip 50 may be located on the top surface of the bond pad 40. The electrodes on the IC chip 50 can be electrically connected to the corresponding leads 14 on the periphery of the lead frame 10 or the corresponding electrodes of other chips (e.g., the HS chip 20) through the bonded wires 60.
The package structure of the present embodiment further includes a plastic package body 100, which encapsulates the stacked IC chip 50, the bonding pad 40, the HS chip 20, the LS chip 30 and the leads 60 connected to the corresponding electrodes to form a device, and exposes the connection portion of each lead 14 and the external device, and exposes the bottom surfaces of the first stage 11 and the second stage (e.g. the first portion 12) on the lead frame 10 outside the plastic package body 100 for connecting to a circuit board or facilitating heat dissipation.
Referring to the structures shown in fig. 2A to fig. 2G and the flow shown in fig. 3, a method for packaging a chip according to the present embodiment is described as follows:
that is, referring to fig. 2A, a lead frame 10 is provided, including a first stage 11 spaced apart from each other, a second stage provided with a first portion 12 and a second portion 13, and a plurality of leads 14.
Referring to fig. 2B, a MOSFET chip is disposed as the HS chip 20, and is fixedly connected to the first stage 11 such that the drain D1 on the back side of the HS chip 20 is electrically connected to the first stage 11.
Referring to fig. 2C, another MOSFET chip of a chip scale package is set as the LS chip 30, which is turned over and then fixedly connected to the second stage such that the source S1 on the front side of the LS chip 30 is electrically connected to the first portion 12 of the second stage, and the gate G2 on the front side of the LS chip 30 is electrically connected to the second portion 13 of the second stage.
Referring to fig. 2D, a bonding pad 40 is provided, and the high-side connection portion 41 of the bonding pad 40 is connected to the top surface of the HS chip 20, the low-side connection portion 42 is connected to the top surface of the LS chip 30, and the lead connection portion 43 is connected to the interconnection lead 15 of the lead frame 10 by providing solder or conductive epoxy adhesive 91 on the back surface thereof, respectively, so that the source S1 on the front surface of the HS chip 20, the back drain D2 upward of the LS chip 30, and the interconnection lead 15 are electrically connected to each other.
Referring to fig. 2E, the IC chip 50 is fixedly disposed on the top surface of the bonding sheet 40 via a non-conductive adhesive 92, forming a multilayer structure in which the IC chip 50, the bonding sheet 40, the HS chip 20, and the LS chip 30 are stacked. The gate G1 and the source S1, which are not covered by the coupling sheet 40 on the front surface of the HS chip 20, the electrodes of the IC chip 50, and the leads 14 of the lead frame 10 are connected to each other by bonding wires 60.
As shown in fig. 2F and fig. 2G, the plastic package body 100 is provided to encapsulate the IC chip 50, the bonding pads 40, the multi-layer structure in which the HS chip 20 and the LS chip 30 are stacked, and the leads 60, so that the positions of the leads 14 for connecting to external devices and the back surfaces of the first stage 11 and the second stage are exposed.
Referring again to fig. 3, when one LS chip 30 is provided, this is achieved by: a plating layer, such as a Ni/Au plating layer, is formed on the surface of the LS chip 30 for subsequent attachment and fixation; chip testing and circuit pattern mapping; and (4) planting balls at corresponding positions on the front surface of the chip to form corresponding electrodes. Chip-level packaging; grinding the front surface of the chip to expose the top of the planting balls out of the top surface of the packaging body; for example, the exposed top surface of the stud balls may be made flush with the top surface of the package after grinding, and so on. And pre-cutting the front surface of the chip to form a scribing groove. Grinding the back of the chip and metalizing the back to form corresponding electrodes; for example, in one embodiment, the thickness after back grinding and back metallization is 6 mils, wherein the thickness of the silicon wafer is 3 mils and the thickness of the package above the silicon wafer is 3 mils. Thereafter, the individual LS chips 30 are diced and flipped over to be conductively connected to a second stage with the frontside down and backside up.
When one HS chip 20 is provided, the following steps are performed: a plating layer, such as a Ni/Pd/Au plating layer, is formed on the surface of the HS chip 20 for subsequent attachment; testing a chip; the thickness of the HS chip 20 and the LS chip 30 after the back grinding and back metallization are made uniform to be 6mil, for example, as described in the above embodiment. Individual HS chips 20 are diced to form a front side up and a back side down connection to the first stage 11.
When one IC chip 50 is provided, this is achieved by: the IC chip 50 is back ground, for example, to 6 mils. A non-conductive adhesive 92 is applied to the back of the IC chip 50. Individual IC chips 50 are cut and placed on the top surface of the cleaned bond pad 40.
After the IC chip 50, the connection sheet 40, the HS chip 20 and the LS chip 30 are stacked and connected, the adhesive tape is specifically arranged and cured; leads 60 that are bonded to form connections between the electrodes of the respective chips and the leads 14; forming a plastic package body 100; forming a plating layer at the exposed position; several steps of forming individual packaged devices are cut by sawing or punching or the like.
Example 2
Fig. 4A to 4G show structural diagrams in respective steps of chip packaging in the present embodiment, and fig. 5 shows a flow of a packaging method in the present embodiment. The structure of the present embodiment is briefly described as follows, that is, a lead frame 10 (fig. 4A) is provided, which includes a first stage 11 for fixedly connecting the HS chip 20 and forming an electrical connection with the backside drain D1 (fig. 4B); a second stage is also included having a first portion 12 and a second portion 13 for fixedly connecting the flipped packaged LS chip 30 and electrically connecting to the source S2 and the gate G2, respectively, on the front side thereof (fig. 4C). Electrically connecting a bond pad 40 to the HS chip 20 and the LS chip 30 such that the high side connection portion 41 of the bond pad 40 is electrically connected to the source S1 on the front side of the HS chip 20 and the low side connection portion 42 of the bond pad 40 is electrically connected to the upward back side drain D2 of the LS chip 30 and further electrically connected to the interconnection leads 15 of the lead frame 10 through the lead connection portions 43 of the bond pad 40 (fig. 4D);
the difference from embodiment 1 is that in this embodiment, the IC chip 50 and a heat dissipation plate 71, such as a copper plate or the like having good heat conductivity, are provided on the bonding sheet 40 at the same time to form the heat dissipation plate 71. For example, the heat dissipating plate 71 is disposed on the top surface of the lower end connecting portion 42 of the coupling piece 40 to form a good heat conductive contact (fig. 4E), and the IC chip 50 is bonded to the upper end connecting portion 41 of the coupling piece 40 in an insulating manner (fig. 4F). The multilayer structure in which the IC chip 50 and the heat sink 71, the bonding sheet 40, the HS chip 20, and the LS chip 30 are stacked is formed, and the thickness of the heat sink 71 is designed to be substantially equal to the thickness of the IC chip 50 and the HS chip 20 or the leads 14 after the leads 60 are connected. Encapsulating the multilayer structure in a plastic package body 100, so that the external connection part of each pin 14, most of the bottom surfaces of the first slide holder 11 and the second slide holder are respectively exposed out of the bottom surface of the plastic package body 100; and the top surface of the heat dissipation plate 71 is exposed outside the top surface of the plastic package body 100 to further help heat dissipation.
Referring to fig. 5, the process of disposing the lead frame 10, the HS chip 20, the LS chip 30, and the IC chip 50 in this embodiment is substantially the same as that in embodiment 1, except that the heat dissipation plate 71 is disposed, and a step of attaching the heat dissipation plate 71 to the top surface of the bonding sheet 40 is added after the bonding sheet 40 is bonded to the HS chip 20 and the LS chip 30 and before the bonding sheet 40 is cleaned to dispose the IC chip 50.
Example 3
Fig. 6A to 6G show structural diagrams in respective steps of chip packaging in the present embodiment, and fig. 7 shows a flow of a packaging method in the present embodiment. The structure of the present embodiment is briefly described as follows, that is, a lead frame 10 (fig. 6A) is provided, which includes a first stage 11 for fixedly connecting the HS chip 20 and forming an electrical connection with the backside drain D1 (fig. 6B); a second stage is also included having a first portion 12 and a second portion 13 for fixedly connecting the flipped packaged LS chip 30 and electrically connecting to the source S2 and the gate G2, respectively, on the front side thereof (fig. 6C). A bond pad 40 is electrically connected to the HS chip 20 and the LS chip 30 such that the high side connection portion 41 of the bond pad 40 is electrically connected to the source S1 on the front side of the HS chip 20, and the low side connection portion 42 of the bond pad 40 is electrically connected to the upward back side drain D2 of the LS chip 30, and is further electrically connected to the interconnection leads 15 of the lead frame 10 through the lead connection portions 43 of the bond pad 40 (fig. 6D). Bonding an IC chip 50 to the high-side connecting portion 41 of the bonding pad 40 in an insulated manner, and forming a lead 60 connection among the IC chip 50, the HS chip 20 and the lead 14 (FIG. 6E);
the difference from embodiment 1 is that in this embodiment, when the multilayer structure in which the IC chip 50, the bond pad 40, the HS chip 20, and the LS chip 30 are stacked is packaged together by using the plastic package body 100, the structure of the bottom surface of the plastic package body 100 exposed is not changed, but a notch 101 is formed in the top surface of the plastic package body 100, so that the lower-end connecting portion 42 of the bond pad 40 has a part of the area exposed from the notch 101 (fig. 6F). A heat sink plate 72, for example, made of copper plate or the like with good heat conductivity, is provided, and a protrusion (fig. 6G) is provided downward at the bottom of the heat sink plate 72, and the protrusion can be inserted into the notch 101 of the plastic package body 100 and has a sufficient thickness to be connected to the coupling piece 40 to form a heat conductive contact. The top of the heat dissipation plate 72 is left on the top surface of the plastic package body 100 (fig. 6H), so that the heat dissipation area can be set as large as possible without exceeding the area of the plastic package body 100, thereby improving the heat dissipation effect.
Referring to fig. 7, the process of disposing the lead frame 10, the HS chip 20, the LS chip 30 and the IC chip 50 in this embodiment is substantially the same as that in embodiment 1, except that the heat spreader 72 is disposed, and after the multi-layer package structure is packaged to form the plastic package body 100 with the notch 101, a step of inserting the protrusion of the heat spreader 72 into the notch 101 to achieve connection and thermal conductive contact with the top surface of the bonding pad 40 is added.
Example 4
Fig. 8A to 8F show structural diagrams in respective steps of chip packaging in the present embodiment, and fig. 9 shows a flow of a packaging method in the present embodiment. The structure of the present embodiment is briefly described as follows, that is, a lead frame 10 (fig. 8A) is provided, which includes a first stage 11 for fixedly connecting the HS chip 20 and forming an electrical connection with the backside drain D1 (fig. 8B); a second stage is also included having a first portion 12 and a second portion 13 for fixedly connecting the flipped packaged LS chip 30 and electrically connecting to the source S2 and the gate G2, respectively, on the front side thereof (fig. 8C). Electrically connecting a bond pad 40 to the HS chip 20 and the LS chip 30 such that the high side connection portion 41 of the bond pad 40 is electrically connected to the source S1 on the front side of the HS chip 20 and the low side connection portion 42 of the bond pad 40 is electrically connected to the upward back side drain D2 of the LS chip 30 and further electrically connected to the interconnection leads 15 of the lead frame 10 through the lead connection portions 43 of the bond pad 40 (fig. 8D);
the difference from embodiment 1 is that the coupling piece 40 of this embodiment has a structure in which the thickness of the high-side connecting portion 41 (and the pin connecting portion 43) is smaller than that of the low-side connecting portion 42 (fig. 8D). The thickness of the lower connecting portion 42 is designed so that the IC chip 50 is bonded to the upper connecting portion 41 of the bonding pad 40 in an insulated manner, and the thickness of the leads 60 connected between the IC chip 50 and the HS chip 20 or the leads 14 is substantially equal (FIG. 8E). Then, after the plastic package body 100 packages the multilayer structure in which the IC chip 50, the bonding pad 40, the HS chip 20, and the LS chip 30 are stacked, the top surface of the lower end connection portion 42 of the bonding pad 40 is exposed to the top surface of the plastic package body 100 to further help heat dissipation, in addition to the exposed portion of the bottom surface of the plastic package body 100. The three parts of the linking piece 40 in this embodiment can be integrally formed, or can be formed by assembling or connecting.
Referring to fig. 9, the process of disposing and packaging the lead frame 10, the HS chip 20, the LS chip 30, and the IC chip 50 in this embodiment is substantially the same as that in embodiment 1, except that the top surface of the high-side connecting portion 41 of the bonding pad 40 needs to be covered with an adhesive tape or the like before packaging so as to be exposed after packaging.
The manufacturing process of each chip in the present invention can be realized according to the conventional means in the art. The package structure and the package method of the present invention, in which multiple chips are stacked and connected through the bonding pad 40, can be applied to other devices, such as a package of a high voltage IGBT chip (insulated gate bipolar transistor), a high voltage controller, or a package for packaging a larger number of chips or a larger number of chip stacks, in addition to the above-described use of two MOSFET chips and one IC chip 50.
While the present invention has been described in detail with reference to the preferred embodiments, it should be understood that the above description should not be taken as limiting the invention. Various modifications and alterations to this invention will become apparent to those skilled in the art upon reading the foregoing description. Accordingly, the scope of the invention should be determined from the following claims.

Claims (13)

1. A multi-chip stacked package structure, comprising:
the lead frame is provided with a first wafer carrying table and a second wafer carrying table which are separated from each other, and is also provided with a plurality of pins which are separated from each other, and the second wafer carrying table is further provided with a first part and a second part which are separated from each other;
a first chip, the back electrode of which is arranged downwards and is connected on the first slide holder in a conductive manner;
a second chip, wherein the front electrodes of the second chip are arranged downwards by overturning and are electrically connected to the first part and the second part of the second slide holder, some front electrodes of the second chip are connected to the first part, and other front electrodes of the second chip are connected to the second part;
a bonding sheet having a bottom surface electrically connected to both of the front electrodes of the first chip arranged upwardly and the back electrodes of the second chip arranged upwardly;
a third chip having a back surface disposed downward and insulatively attached to the top surface of the bond pad;
a plastic package body encapsulating a third chip, a connection sheet, a first chip and a second chip, a lead frame, and leads correspondingly connected between chip electrodes or between chip electrodes and pins, the third chip, the connection sheet, the first chip and the second chip, the lead frame, the leads, the external devices, and the first stage and the second stage being arranged in a stacked manner in this order, and at least a portion of the back surfaces of the first stage and the second stage being exposed outside the plastic package body;
the bond pad has a high side connection portion connected to the first chip and a low side connection portion connected to the second chip; the high end connecting part and the low end connecting part of the connecting piece have different thicknesses;
the third chip is connected to the lower portion of the connecting portion or the upper portion of the connecting portion, and the top surface of the lower portion of the connecting portion or the upper portion of the connecting portion is exposed to the outside of the plastic package body for heat dissipation.
2. The multi-chip stacked package structure of claim 1,
the first chip is an HS chip serving as a high-side MOSFET chip, and a drain electrode arranged on the back side of the first chip is electrically connected to the first chip carrying platform;
the second chip is an LS chip which is used as a low-side MOSFET chip and is packaged at a chip level, a source electrode arranged on the front side of the LS chip is electrically connected to a first part of the second wafer carrier, and a gate electrode arranged on the front side of the LS chip is electrically connected to a second part of the second wafer carrier;
the back surface of the connecting sheet is electrically connected to the source electrode on the front surface of the HS chip and the drain electrode on the back surface of the LS chip so as to realize the electrical connection between the two electrodes;
the third chip is an IC chip as a controller, the bottom surface of the third chip is connected to the top surface of the connecting sheet in an insulating way, and a plurality of electrodes on the top surface of the third chip are respectively and correspondingly connected to corresponding electrodes on other chips or corresponding pins on the lead frame through leads;
the electrodes on the front surface of the HS chip or the back surface of the LS chip, which are not shielded by the connecting sheet, are also correspondingly connected to corresponding electrodes on other chips or corresponding pins on the lead frame through leads respectively.
3. The multi-chip stacked package structure of claim 1 or 2,
the sum of the thicknesses of the high-end connecting part, the first chip and the first slide holder is equal to the sum of the thicknesses of the low-end connecting part, the second chip and the second slide holder, so that the top surface of the connecting piece is horizontal to stably place a third chip after connection.
4. The multi-chip stacked package structure of claim 3,
the connecting piece is provided with a plurality of contacts for locally adjusting the thickness of the connecting piece, and the contacts are structures which make the top surface of the connecting piece sunken downwards to form blind holes without penetration and make the bottom surface of the connecting piece protrude downwards.
5. The multi-chip stack package structure of claim 4,
the coupling piece is further provided with a lead connecting portion which is electrically connected to the interconnection pin provided on the lead frame; the lead connecting portion, the high end connecting portion and the low end connecting portion are formed by integrally molding or by assembling and connecting the connecting pieces;
and the lead connecting part and the interconnection pin are correspondingly provided with locking mechanisms for preventing the position of the connecting sheet from changing in the assembling and packaging processes.
6. The multi-chip stacked package structure of claim 1,
the conductive connection between the first chip and the first wafer carrying platform, between the second chip and the second wafer carrying platform, and between the connection sheet and the first chip and the second chip is realized by solder or conductive epoxy resin glue arranged between the surfaces which are mutually connected;
the third chip is connected with the connecting sheet in an insulating way through non-conductive adhesive glue arranged on the back surface of the third chip.
7. The multi-chip stacked package structure of claim 1,
the connecting sheet is a copper sheet.
8. A method for packaging a multi-chip stack,
the method comprises the following steps that a lead frame is arranged, the lead frame is provided with a first wafer carrying table and a second wafer carrying table which are separated from each other, a plurality of pins which are separated from each other are further arranged, and the second wafer carrying table is further provided with a first part and a second part which are separated from each other;
arranging a back electrode of the first chip downwards and connecting the back electrode on the first chip in a conductive manner;
turning over a second chip to enable front electrodes of the second chip to be arranged downwards and to be connected to the first portion and the second portion of the second slide holder in an electrically conductive mode, wherein some front electrodes of the second chip are connected to the first portion, and other front electrodes of the second chip are connected to the second portion;
electrically connecting the bottom surface of the bonding sheet to the first chip-upwardly disposed front electrodes and the second chip-upwardly disposed back electrode;
disposing and insulatingly attaching the back surface of the third chip to the top surface of the bond pad;
forming a plastic package body, packaging a third chip, a connecting sheet, a first chip, a second chip, a lead frame and leads correspondingly connected between a chip electrode and a chip electrode or between the chip electrode and a pin, which are sequentially stacked into a multilayer structure, and cutting the plastic package body to form an independent device; and the part of the pin connected with the external device and at least one part of the back surfaces of the first slide holder and the second slide holder are exposed outside the plastic package body;
the bond pad has a high side connection portion connected to the first chip and a low side connection portion connected to the second chip; the high end connecting part and the low end connecting part of the connecting piece have different thicknesses; the third chip is connected to the lower portion of the connecting portion or the upper portion of the connecting portion, and the top surface of the lower portion of the connecting portion or the upper portion of the connecting portion is exposed to the outside of the plastic package body for heat dissipation.
9. The method of packaging a multi-chip stack according to claim 8,
the conductive connection between the first chip and the first wafer carrying platform, between the second chip and the second wafer carrying platform, and between the connection sheet and the first chip and the second chip is realized by solder or conductive epoxy resin glue arranged between the surfaces which are mutually connected;
the third chip is connected with the connecting sheet in an insulating way through non-conductive adhesive glue arranged on the back surface of the third chip.
10. The method of packaging a multi-chip stack according to claim 8,
the connecting piece is provided with a plurality of contacts for locally adjusting the thickness of the connecting piece, and the contacts are in a structure that the top surface of the connecting piece is sunken downwards in a punching mode to form blind holes without penetration and the bottom surface of the connecting piece is protruded downwards.
11. The method of packaging a multi-chip stack according to any of claims 8-10,
the first chip is formed by the following process: respectively forming a plating layer on the surface of the silicon chip for connecting other devices; carrying out chip test; grinding the back of the chip and metalizing the back to control the thickness of the first chip and form a corresponding back electrode; cutting to form independent first chips; and then, connecting the first chip with the first chip back side facing downwards to a first chip carrying table.
12. The method of packaging a multi-chip stack according to claim 11,
the second chip is formed by the following process: forming a plating layer on the surface of the silicon chip for connecting other devices; carrying out chip test and circuit pattern mapping; planting balls at corresponding positions on the front surface of the silicon wafer to form corresponding front surface electrodes; packaging the chip scale to form a packaging body; grinding the front surface of the chip to expose the top of the planting balls out of the top surface of the packaging body; pre-cutting the front side of the chip to form a scribing groove; grinding the back of the chip and metalizing the back to control the thickness of the second chip and form a corresponding back electrode; cutting to form independent second chips; and then, turning over the second chip and connecting the front surface of the second chip to a second chip carrying table downwards.
13. The method of packaging a multi-chip stack according to claim 12,
the third chip is formed by the following process: grinding the back of the chip; coating non-conductive adhesive glue on the back of the IC chip; cutting to form independent third chips; then, the third chip is bonded on the top surface of the bonding sheet which is connected to the first chip and the second chip;
after the third chip, the bond pad, the first chip and the second chip are stacked to form a multi-layer structure, the method further comprises the following steps: pasting an adhesive tape, and curing; bonding the chip electrodes and the pins to form leads respectively; forming a plastic package body; forming a plating layer at a position exposed outside the plastic package body; and finally cutting to form each independent packaging device.
CN201710848054.7A 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof Active CN107680950B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710848054.7A CN107680950B (en) 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310617032.1A CN104681525B (en) 2013-11-27 2013-11-27 A kind of encapsulating structure and its method for packing of multi-chip lamination
CN201710848054.7A CN107680950B (en) 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201310617032.1A Division CN104681525B (en) 2013-11-27 2013-11-27 A kind of encapsulating structure and its method for packing of multi-chip lamination

Publications (2)

Publication Number Publication Date
CN107680950A CN107680950A (en) 2018-02-09
CN107680950B true CN107680950B (en) 2020-04-07

Family

ID=53316388

Family Applications (4)

Application Number Title Priority Date Filing Date
CN201710848054.7A Active CN107680950B (en) 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof
CN201710852287.4A Active CN107680951B (en) 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof
CN201710848055.1A Active CN107680946B (en) 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof
CN201310617032.1A Active CN104681525B (en) 2013-11-27 2013-11-27 A kind of encapsulating structure and its method for packing of multi-chip lamination

Family Applications After (3)

Application Number Title Priority Date Filing Date
CN201710852287.4A Active CN107680951B (en) 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof
CN201710848055.1A Active CN107680946B (en) 2013-11-27 2013-11-27 Multi-chip laminated packaging structure and packaging method thereof
CN201310617032.1A Active CN104681525B (en) 2013-11-27 2013-11-27 A kind of encapsulating structure and its method for packing of multi-chip lamination

Country Status (1)

Country Link
CN (4) CN107680950B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106898591A (en) * 2015-12-21 2017-06-27 深圳市中兴微电子技术有限公司 A kind of multi-chip framework encapsulation structure of radiating and preparation method thereof
CN108649020A (en) * 2018-05-18 2018-10-12 上海凯虹科技电子有限公司 The packaging method of stacked chips and the packaging body manufactured using this method
US10818568B1 (en) * 2019-06-28 2020-10-27 Alpha And Omega Semiconductor (Cayman) Ltd. Super-fast transient response (STR) AC/DC converter for high power density charging application
CN111090058A (en) * 2019-11-22 2020-05-01 珠海格力电器股份有限公司 Frame, preparation method thereof and high-temperature reverse bias test
CN111312683A (en) * 2020-04-09 2020-06-19 高周强 Special-shaped copper strip convenient to mould plastics
CN113410185B (en) * 2021-06-04 2021-12-14 深圳真茂佳半导体有限公司 Power semiconductor device packaging structure and manufacturing method thereof
CN115440686B (en) * 2022-11-09 2023-03-10 华羿微电子股份有限公司 Copper sheet and bonding structure
CN116364673A (en) * 2023-05-25 2023-06-30 华羿微电子股份有限公司 TSOP packaging structure of high-power chip

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1649146A (en) * 2004-01-28 2005-08-03 株式会社瑞萨科技 Semiconductor device
CN102194806A (en) * 2010-03-18 2011-09-21 万国半导体股份有限公司 Stacked dual chip package and method of fabrication

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7755179B2 (en) * 2004-12-20 2010-07-13 Semiconductor Components Industries, Llc Semiconductor package structure having enhanced thermal dissipation characteristics
US7944044B2 (en) * 2004-12-20 2011-05-17 Semiconductor Components Industries, Llc Semiconductor package structure having enhanced thermal dissipation characteristics
US8354740B2 (en) * 2008-12-01 2013-01-15 Alpha & Omega Semiconductor, Inc. Top-side cooled semiconductor package with stacked interconnection plates and method
CN101752358B (en) * 2008-12-08 2012-07-04 万国半导体有限公司 Compact semiconductor package with integrated bypass capacitor and method
US20120326287A1 (en) * 2011-06-27 2012-12-27 National Semiconductor Corporation Dc/dc convertor power module package incorporating a stacked controller and construction methodology
US8513784B2 (en) * 2010-03-18 2013-08-20 Alpha & Omega Semiconductor Incorporated Multi-layer lead frame package and method of fabrication
CN102842556B (en) * 2011-06-21 2015-04-22 万国半导体(开曼)股份有限公司 Semiconductor component with dual surfaces exposed and manufacturing method of semiconductor component
CN102903642B (en) * 2011-07-29 2015-04-15 万国半导体(开曼)股份有限公司 Chip scale packaging method capable of encapsulating bottom and periphery of chip

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1649146A (en) * 2004-01-28 2005-08-03 株式会社瑞萨科技 Semiconductor device
CN101567367A (en) * 2004-01-28 2009-10-28 株式会社瑞萨科技 Semiconductor device
CN102194806A (en) * 2010-03-18 2011-09-21 万国半导体股份有限公司 Stacked dual chip package and method of fabrication

Also Published As

Publication number Publication date
CN107680951A (en) 2018-02-09
CN107680946A (en) 2018-02-09
CN104681525B (en) 2017-09-08
CN107680946B (en) 2020-04-10
CN107680951B (en) 2020-04-14
CN104681525A (en) 2015-06-03
CN107680950A (en) 2018-02-09

Similar Documents

Publication Publication Date Title
CN107680950B (en) Multi-chip laminated packaging structure and packaging method thereof
US9589869B2 (en) Packaging solutions for devices and systems comprising lateral GaN power transistors
US7271470B1 (en) Electronic component having at least two semiconductor power devices
US9824949B2 (en) Packaging solutions for devices and systems comprising lateral GaN power transistors
US7816784B2 (en) Power quad flat no-lead semiconductor die packages with isolated heat sink for high-voltage, high-power applications, systems using the same, and methods of making the same
US8679896B2 (en) DC/DC converter power module package incorporating a stacked controller and construction methodology
US7799614B2 (en) Method of fabricating a power electronic device
US9006870B2 (en) Stacked multi-chip packaging structure and manufacturing method thereof
US8951847B2 (en) Package leadframe for dual side assembly
US7541681B2 (en) Interconnection structure, electronic component and method of manufacturing the same
TWI430428B (en) High efficiency module
US8450149B2 (en) Stacked leadframe implementation for DC/DC convertor power module incorporating a stacked controller and stacked leadframe construction methodology
US8410590B2 (en) Device including a power semiconductor chip electrically coupled to a leadframe via a metallic layer
CN101990709A (en) Stacked power converter structure and method
JP2009534869A (en) Semiconductor die package including multiple die and common node structure
WO2008106187A1 (en) Semiconductor package
US20080150105A1 (en) Power Semiconductor Component Stack Using Lead Technology with Surface-Mountable External Contacts and a Method for Producing the Same
TW201415596A (en) Wireless module
US10777491B2 (en) Package comprising carrier with chip and component mounted via opening
US20070145576A1 (en) Power Semiconductor Circuit And Method Of Manufacturing A Power Semiconductor Circuit
WO2020227589A1 (en) Electronic device with double-sided cooling
US7750445B2 (en) Stacked synchronous buck converter
CN112701049A (en) Semiconductor module and packaging method thereof
TWI538155B (en) Stacked multi-chip packaging structure and manufacturing method thereof
US9362221B2 (en) Surface mountable power components

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20200422

Address after: Ontario, Canada

Patentee after: World semiconductor International Limited Partnership

Address before: 475 oakmead Park Road, Sunnyvale, California 94085, USA

Patentee before: Alpha and Omega Semiconductor Inc.

TR01 Transfer of patent right