CN107615724B - 用于处理串行数据流的装置 - Google Patents
用于处理串行数据流的装置 Download PDFInfo
- Publication number
- CN107615724B CN107615724B CN201680032517.6A CN201680032517A CN107615724B CN 107615724 B CN107615724 B CN 107615724B CN 201680032517 A CN201680032517 A CN 201680032517A CN 107615724 B CN107615724 B CN 107615724B
- Authority
- CN
- China
- Prior art keywords
- latch
- clock
- feedback
- shift
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
- H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/0045—Correction by a latch cascade
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110502921.8A CN113395223B (zh) | 2015-06-05 | 2016-06-06 | 用于处理串行数据流的装置 |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562171409P | 2015-06-05 | 2015-06-05 | |
| US62/171,409 | 2015-06-05 | ||
| US14/876,206 US9660843B2 (en) | 2015-06-05 | 2015-10-06 | Apparatus for processing a serial data stream |
| US14/876,206 | 2015-10-06 | ||
| PCT/US2016/036023 WO2016197107A1 (en) | 2015-06-05 | 2016-06-06 | Apparatus for processing a serial data stream |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110502921.8A Division CN113395223B (zh) | 2015-06-05 | 2016-06-06 | 用于处理串行数据流的装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107615724A CN107615724A (zh) | 2018-01-19 |
| CN107615724B true CN107615724B (zh) | 2021-06-01 |
Family
ID=57442147
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110502921.8A Active CN113395223B (zh) | 2015-06-05 | 2016-06-06 | 用于处理串行数据流的装置 |
| CN201680032517.6A Active CN107615724B (zh) | 2015-06-05 | 2016-06-06 | 用于处理串行数据流的装置 |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110502921.8A Active CN113395223B (zh) | 2015-06-05 | 2016-06-06 | 用于处理串行数据流的装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9660843B2 (enExample) |
| EP (1) | EP3332523B1 (enExample) |
| JP (1) | JP6826545B2 (enExample) |
| CN (2) | CN113395223B (enExample) |
| WO (1) | WO2016197107A1 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10142097B2 (en) * | 2016-09-19 | 2018-11-27 | Synopsys, Inc. | System for serializing high speed data signals |
| US9781254B1 (en) * | 2016-12-19 | 2017-10-03 | Futurewei Technologies, Inc. | Training-based backplane crosstalk cancellation |
| US9973356B1 (en) * | 2017-03-31 | 2018-05-15 | Intel Corporation | Slicer and decision feedback equalization circuitry |
| US11343125B2 (en) * | 2020-07-08 | 2022-05-24 | Huawei Technologies Co., Ltd. | Multiplexer with embedded equalization |
| CN112019194B (zh) * | 2020-08-05 | 2023-01-17 | 中国科学院微电子研究所 | 一种高速串化电路 |
| KR102853345B1 (ko) | 2020-11-05 | 2025-08-29 | 삼성전자주식회사 | 디시젼 피드백 등화기 및 이를 포함하는 장치 |
| US11973623B2 (en) * | 2021-06-11 | 2024-04-30 | Samsung Electronics Co., Ltd. | Latch circuit and equalizer including the same |
| CN119028399B (zh) * | 2023-05-19 | 2025-09-12 | 长鑫存储技术有限公司 | 数据接收电路以及半导体装置 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2101455A2 (en) * | 2008-03-14 | 2009-09-16 | Nec Corporation | Apparatus and Method for Decision Feedback Equalization |
| CN101821952A (zh) * | 2008-06-06 | 2010-09-01 | Lsi公司 | 用于基于锁存器的模数转换的系统和方法 |
| CN102301665A (zh) * | 2009-02-06 | 2011-12-28 | 国际商业机器公司 | 用于面积和功耗减少的dfe的电路和方法 |
| CN103491038A (zh) * | 2013-10-16 | 2014-01-01 | 清华大学 | 用于高速串行接口接收端的1/4速率4抽头判决反馈均衡器 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6424194B1 (en) | 1999-06-28 | 2002-07-23 | Broadcom Corporation | Current-controlled CMOS logic family |
| US7668238B1 (en) * | 2005-12-12 | 2010-02-23 | Xilinx, Inc. | Method and apparatus for a high speed decision feedback equalizer |
| US7711043B2 (en) * | 2006-09-29 | 2010-05-04 | Agere Systems Inc. | Method and apparatus for determining latch position for decision-feedback equalization using single-sided eye |
| JP2008270864A (ja) * | 2007-04-16 | 2008-11-06 | Toshiba Corp | 半導体集積回路およびイコライザの制御方法 |
| JP2011151765A (ja) * | 2009-12-22 | 2011-08-04 | Renesas Electronics Corp | データフィルタ回路及び判定帰還型等化器 |
| WO2012102258A1 (ja) * | 2011-01-26 | 2012-08-02 | ルネサスエレクトロニクス株式会社 | 判定帰還型等化器 |
| US8731041B2 (en) * | 2011-04-21 | 2014-05-20 | Stmicroelectronics (Canada) Inc. | Parallel closed-loop DFE filter architecture |
| US8509299B2 (en) * | 2011-07-21 | 2013-08-13 | National Semiconductor Corporation | Decision feedback equalizer operable with multiple data rates |
| US8693531B2 (en) * | 2011-10-21 | 2014-04-08 | Texas Instruments Incorporated | Method and apparatus for performing speculative decision feedback equalization |
| US9071479B2 (en) * | 2012-08-24 | 2015-06-30 | Credo Semiconductor (Hong Kong) Limited | High-speed parallel decision feedback equalizer |
| US9148316B2 (en) | 2013-07-09 | 2015-09-29 | Texas Instruments Incorporated | Decision feedback equalizer |
-
2015
- 2015-10-06 US US14/876,206 patent/US9660843B2/en active Active
-
2016
- 2016-06-06 EP EP16804641.5A patent/EP3332523B1/en active Active
- 2016-06-06 WO PCT/US2016/036023 patent/WO2016197107A1/en not_active Ceased
- 2016-06-06 CN CN202110502921.8A patent/CN113395223B/zh active Active
- 2016-06-06 JP JP2017563055A patent/JP6826545B2/ja active Active
- 2016-06-06 CN CN201680032517.6A patent/CN107615724B/zh active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2101455A2 (en) * | 2008-03-14 | 2009-09-16 | Nec Corporation | Apparatus and Method for Decision Feedback Equalization |
| CN101821952A (zh) * | 2008-06-06 | 2010-09-01 | Lsi公司 | 用于基于锁存器的模数转换的系统和方法 |
| CN102301665A (zh) * | 2009-02-06 | 2011-12-28 | 国际商业机器公司 | 用于面积和功耗减少的dfe的电路和方法 |
| CN103491038A (zh) * | 2013-10-16 | 2014-01-01 | 清华大学 | 用于高速串行接口接收端的1/4速率4抽头判决反馈均衡器 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3332523A1 (en) | 2018-06-13 |
| CN113395223B (zh) | 2024-12-13 |
| CN107615724A (zh) | 2018-01-19 |
| EP3332523B1 (en) | 2020-05-27 |
| WO2016197107A1 (en) | 2016-12-08 |
| CN113395223A (zh) | 2021-09-14 |
| US20160359645A1 (en) | 2016-12-08 |
| EP3332523A4 (en) | 2018-10-10 |
| JP2018520585A (ja) | 2018-07-26 |
| JP6826545B2 (ja) | 2021-02-03 |
| US9660843B2 (en) | 2017-05-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107615724B (zh) | 用于处理串行数据流的装置 | |
| CN108463977B (zh) | 带内嵌时钟的正交差分向量信令码 | |
| US7715474B2 (en) | Decision feedback equalizer (DFE) architecture | |
| US7889786B2 (en) | Operating frequency reduction for transversal FIR filter | |
| CN102089992B (zh) | 用于高速串行通信的数字均衡器 | |
| US9148316B2 (en) | Decision feedback equalizer | |
| JPH0856240A (ja) | 全二重データ通信のための高速直列リンク | |
| JP5826222B2 (ja) | 高速シリアルデータ信号のレシーバ回路網 | |
| JP4947053B2 (ja) | 判定負帰還型波形等化器 | |
| US7482841B1 (en) | Differential bang-bang phase detector (BBPD) with latency reduction | |
| TWI690178B (zh) | 等化電路 | |
| US7894491B2 (en) | Data transfer circuit | |
| JP2018520585A5 (enExample) | ||
| JPWO2018003057A1 (ja) | 等化回路、受信回路、及び半導体集積回路 | |
| US20080192640A1 (en) | Loopback Circuit | |
| CN114650200B (zh) | 动态模块与决策回馈均衡器 | |
| CN105187342A (zh) | 用于高速串行接口接收端的低功耗3抽头判决反馈均衡器 | |
| US7668238B1 (en) | Method and apparatus for a high speed decision feedback equalizer | |
| CN103401551A (zh) | 一种SerDes技术中高速串行信号的采样方法及装置 | |
| JP5364518B2 (ja) | 信号処理回路 | |
| US9124278B1 (en) | Half rate serialization and memory cell for high speed serializer-deserializer | |
| KR20190051512A (ko) | 대역폭이 향상된 저소비전력형 pam-4 송신기 | |
| TW202030990A (zh) | 積體電路 | |
| JP4477372B2 (ja) | 信号処理回路 | |
| Vaishnavi et al. | Verification of Long Reach Serializer/Deserializer PHY Compatible with Fiber Channel and Ethernet Standards |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |