CN107452438B - 一种各向异性导电胶带及胶带卷、绑定结构及显示装置 - Google Patents

一种各向异性导电胶带及胶带卷、绑定结构及显示装置 Download PDF

Info

Publication number
CN107452438B
CN107452438B CN201710626425.7A CN201710626425A CN107452438B CN 107452438 B CN107452438 B CN 107452438B CN 201710626425 A CN201710626425 A CN 201710626425A CN 107452438 B CN107452438 B CN 107452438B
Authority
CN
China
Prior art keywords
electrode
anisotropy conductiving
conductiving glue
binding
glue band
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710626425.7A
Other languages
English (en)
Other versions
CN107452438A (zh
Inventor
李伟
贺伟
王静
付超
李超凡
阳智勇
黄立为
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chengdu BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201710626425.7A priority Critical patent/CN107452438B/zh
Publication of CN107452438A publication Critical patent/CN107452438A/zh
Priority to US15/994,529 priority patent/US10510708B2/en
Application granted granted Critical
Publication of CN107452438B publication Critical patent/CN107452438B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B5/00—Non-insulated conductors or conductive bodies characterised by their form
    • H01B5/16—Non-insulated conductors or conductive bodies characterised by their form comprising conductive material in insulating or poorly conductive material, e.g. conductive rubber
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J7/00—Adhesives in the form of films or foils
    • C09J7/30—Adhesives in the form of films or foils characterised by the adhesive composition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • C—CHEMISTRY; METALLURGY
    • C08—ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08K—Use of inorganic or non-macromolecular organic substances as compounding ingredients
    • C08K2201/00—Specific properties of additives
    • C08K2201/001—Conductive additives
    • C—CHEMISTRY; METALLURGY
    • C08—ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08K—Use of inorganic or non-macromolecular organic substances as compounding ingredients
    • C08K9/00—Use of pretreated ingredients
    • C08K9/10—Encapsulated ingredients
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2203/00—Applications of adhesives in processes or use of adhesives in the form of films or foils
    • C09J2203/318—Applications of adhesives in processes or use of adhesives in the form of films or foils for the production of liquid crystal displays
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2301/00—Additional features of adhesives in the form of films or foils
    • C09J2301/30—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier
    • C09J2301/314—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier the adhesive layer and/or the carrier being conductive
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2301/00—Additional features of adhesives in the form of films or foils
    • C09J2301/40—Additional features of adhesives in the form of films or foils characterized by the presence of essential components
    • C09J2301/408—Additional features of adhesives in the form of films or foils characterized by the presence of essential components additives as essential feature of the adhesive layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/5442—Marks applied to semiconductor devices or parts comprising non digital, non alphanumeric information, e.g. symbols
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H01L2223/54486—Located on package parts, e.g. encapsulation, leads, package substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026—Bonding areas specifically adapted for layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/279—Methods of manufacturing layer connectors involving a specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/2939—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29399—Coating material
    • H01L2224/294—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29438—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29444—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29399—Coating material
    • H01L2224/294—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29438—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29455—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29499—Shape or distribution of the fillers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/2954—Coating
    • H01L2224/2956—Disposition
    • H01L2224/29561—On the entire surface of the core, i.e. integral coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/2954—Coating
    • H01L2224/2957—Single coating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312—Aligning
    • H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
    • H01L2224/83132—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83208—Compression bonding applying unidirectional static pressure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Wire Bonding (AREA)
  • Electrochromic Elements, Electrophoresis, Or Variable Reflection Or Absorption Elements (AREA)
  • Adhesives Or Adhesive Processes (AREA)

Abstract

本发明提供一种各向异性导电胶带及胶带卷、绑定结构及显示装置，涉及显示技术领域，可提高电极捕获导电粒子的个数均一性，降低显示模组出现绑定工艺不良的风险，提高产品良率。该各向异性导电胶带包括，绝缘胶层，所述绝缘胶层包括多个间隔开来的与待绑定的电极相对应的预设区域；分散在所述预设区域的所述绝缘胶层内的胶囊结构；所述胶囊结构用于在所述各向异性导电胶带受到垂直于胶带面方向的压力时，实现垂直于所述胶带面方向的导电连接；其中，每个所述预设区域内的所述胶囊结构的数量均大于预设数量。

Description

一种各向异性导电胶带及胶带卷、绑定结构及显示装置
技术领域
本发明涉及显示技术领域，尤其涉及一种各向异性导电胶带及胶带卷、绑定结构及显示装置。
背景技术
各向异性导电胶(Anisotropically Conductive Film，简称为ACF)通常由绝缘胶体和分散在绝缘胶体内的微胶囊构成，微胶囊呈核@壳结构(Core@Shell structure)，由作为内核的导电球和作为外壳的包裹在导电球表面的绝缘层构成。当微胶囊受到垂直于胶片面方向的挤压时，表面绝缘层发生破裂，进而暴露出内部的导电球，从而实现垂直于胶片面方向上的定向导电连接。
ACF广泛应用于电子器件的制备领域，以COG(Chip On Glass，简称为COG，指芯片直接绑定到显示面板上)显示模组为例，ACF的具体Bonding(绑定)连接原理如下，如图1中的(a)部分所示，Panel(面板)的绑定区域和IC(Integrated Circuit，集成电路芯片)的相应区域上均形成有金手指。金手指由众多金黄色的导电触片组成，因其表面镀有导电率较高的金或铜材料，而且导电触片排列呈指状，故行业内通常称之为“金手指”。如图1中的(b)部分和(c)部分所示，将ACF贴覆在上、下两个金手指之间，在一定温度、压力和时间条件下对ACF进行热压，使得上、下两个金手指之间的微胶囊被挤压，露出内部的导电球，从而实现上、下金手指的导电连接(如图中虚线箭头所示)。
由于IC和Panel需要通过ACF实现信号导通，故金手指捕获导电球对模组的正常显示至关重要。
如图2所示，在现有技术中，由于微胶囊在绝缘胶体内的排布方式为随机型，不同区域内的微胶囊分布数量差异较大，一些区域数量较多，另一些区域数量较少，从而导致在绑定时发生部分导电触片接触到(即捕获)的导电球个数较少的几率较高，如图中(c)部分虚线框所示，造成IC和Panel上相对的金手指之间电阻较大，信号导通不良，产生走线接触不良、模组显示异常或模组无法显示的风险较高，影响产品良率。
发明内容
鉴于此，为解决现有技术的问题，本发明的实施例提供一种各向异性导电胶带及胶带卷、绑定结构及显示装置，该各向异性导电胶带应用于绑定结构中时，可提高电极捕获导电粒子的个数均一性，降低显示模组出现绑定工艺不良的风险，提高产品良率。
为达到上述目的，本发明的实施例采用如下技术方案：
第一方面、本发明实施例提供了一种各向异性导电胶带，所述各向异性导电胶带包括，绝缘胶层，所述绝缘胶层包括多个间隔开来的与待绑定的电极相对应的预设区域；分散在所述预设区域的所述绝缘胶层内的胶囊结构；所述胶囊结构用于在所述各向异性导电胶带受到垂直于胶带面方向的压力时，实现垂直于所述胶带面方向的导电连接；其中，每个所述预设区域内的所述胶囊结构的数量均大于预设数量。
可选的，对应于每个所述预设区域内的所述胶囊结构均呈阵列排布，且均匀分散。
可选的，所述多个间隔开来的预设区域沿平行于所述各向异性导电胶带的长度方向排列；所述绝缘胶层还包括，位于所述预设区域之外的对位区域；所述各向异性导电胶带还包括，设置在所述对位区域的所述绝缘胶层内和/或所述绝缘胶层表面的第一绑定对位标记。
优选的，所述第一绑定对位标记位于所述各向异性导电胶带长度方向的两端。
第二方面、本发明实施例提供了一种各向异性导电胶带卷，所述各向异性导电胶带卷包括，依次相连的多段上述所述的各向异性导电胶带。
第三方面、本发明实施例提供了一种绑定结构，所述绑定结构包括，相对设置的第一基板与第二基板；其中，所述第一基板面向所述第二基板一侧设置有多个间隔开来的第一电极，所述第二基板面向所述第一基板一侧设置有与所述第一电极垂直对应的第二电极；设置在所述第一基板与所述第二基板之间的上述任一项所述的各向异性导电胶带；其中，所述预设区域位于所述第一电极与所述第二电极垂直对应的区域内。
可选的，所述第一电极与所述第二电极的宽度相同，相邻两个所述第一电极之间的间距与相邻两个所述第二电极之间的间距相同；所述多个间隔开来的预设区域沿平行于所述各向异性导电胶带的长度方向依次排列；沿所述各向异性导电胶带的长度方向，所述预设区域的宽度与相邻两个所述预设区域之间的间距之和为第一宽度；所述第一宽度等于所述第一电极的宽度与相邻两个所述第一电极之间的间距之和。
优选的，所述预设区域的宽度小于对应的所述第一电极的宽度。
可选的，在所述各向异性导电胶带还包括有所述第一绑定对位标记的情况下，所述第一基板设置有所述第一电极的一侧和/或所述第二基板设置有所述第二电极的一侧还设置有，与所述第一绑定对位标记相对应的第二绑定对位标记。
第四方面、本发明实施例提供了一种显示装置，所述显示装置包括上述任一项所述的绑定结构。
基于此，通过本发明实施例提供的上述各向异性导电胶带，将绝缘胶层内分散的胶囊结构的分布区域与待绑定的电极相对应，并使得分散在每个预设区域内的胶囊结构的数量均大于预设数量，提高了绑定时电极捕获导电粒子的个数均一性。当上述各向异性导电胶带应用于显示模组中的绑定时，可降低显示模组出现由于电极捕获的导电粒子数量较少而产生绑定工艺不良的风险，提高产品良率。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为现有技术中利用ACF对IC与Panel进行绑定的原理示意图；其中(a)为俯视结构示意图，(b)和(c)为沿(a)中A-A'方向的剖面结构示意；
图2为现有技术中出现金手指捕获导电球不良的结构示意图；其中(a)为现有技术的ACF俯视结构示意图，(b)为金手指的俯视结构示意，(c)为ACF与金手指绑定后的俯视结构示意图；
图3为本发明实施例1提供的一种各向异性导电胶带的结构示意图；
图4为本发明实施例3提供的一种绑定结构的绑定对位示意图；
图5为本发明实施例3提供的一种绑定结构的绑定后结构示意图。
附图标记：
1-各向异性导电胶带；10-绝缘胶层；10a-预设区域；11-胶囊结构；12-第一绑定对位标记；2-第一电极；3-第二绑定对位标记。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
需要指出的是，除非另有定义，本发明实施例中所使用的所有术语(包括技术和科学术语)具有与本发明所属领域的普通技术人员共同理解的相同含义。还应当理解，诸如在通常字典里定义的那些术语应当被解释为具有与它们在相关技术的上下文中的含义相一致的含义，而不应用理想化或极度形式化的意义来解释，除非这里明确地这样定义。
例如，本发明专利申请说明书以及权利要求书中所使用的术语“第一”、“第二”以及类似的词语并不表示任何顺序、数量或者重要性，仅是用来区分不同的组成部分。“包括”或者“包含”等类似的词语意指出现该词前面的元件或者物件涵盖出现在该词后面列举的元件或者物件及其等同，而不排除其他元件或者物件。“上/上方”、“下/下方”、“一侧”以及“另一侧”等指示的方位或位置关系的术语为基于附图所示的方位或位置关系，仅是为了便于说明本发明的技术方案的简化描述，而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作，因此不能理解为对本发明的限制。
实施例1
如图3所示，本发明实施例提供了一种各向异性导电胶带1，该各向异性导电胶带1包括，绝缘胶层10，该绝缘胶层10包括多个间隔开来的与待绑定的电极相对应的预设区域10a(图中以虚线框示意出)；分散在预设区域10a的绝缘胶层10内的胶囊结构11；该胶囊结构11用于在上述各向异性导电胶带1受到垂直于胶带面方向的压力时，实现垂直于胶带面方向的导电连接；其中，每个预设区域10a内的胶囊结构11的数量均大于预设数量。
需要说明的是，第一、上述绝缘胶层10和胶囊结构11的具体结构可沿用现有技术，本发明实施例对此不作限定。
示例的，绝缘胶层10的材料可包括树脂，即由树脂类基材构成。
胶囊结构11可包括，导电粒子(Conductive particle)以及包裹在导电粒子表面的绝缘胶囊壁层(Insulator)。绝缘胶囊壁层可在上述各向异性导电胶带1受到垂直于胶带面方向的压力时破裂，以暴露出内部的导电粒子，实现垂直于胶带面方向的导电连接。导电粒子进一步具体可由弹性中间体(通常为有机材料，Polymer)以及包裹在弹性中间体表面的金属层(如金Au和/或镍Ni材料)构成。
胶囊结构11的形状包括但不限于上述图3中所示意出的球形，还可以为圆柱形或立方体形。由于球形的胶囊结构11在受到垂直于胶带面方向的压力时表面的绝缘胶囊壁层可较为容易地破裂，以露出内部的导电粒子，故球形的胶囊结构11为一种优选的实施方式。
并且，胶囊结构11的具体尺寸可根据上述各向异性导电胶带1应用于的产品设计参数灵活调整，本发明实施例对此亦不作限定。
第二、上述图3中仅示意出各向异性导电胶带1中可能的预设区域10a的数量、胶囊结构11的数量及排列方式，本发明实施例不限于此，只需满足每个预设区域10a内的胶囊结构11的数量大于一预设数量即可。
这里，预设数量是指当上述各向异性导电胶带1与待绑定的上、下金手指的电极进行绑定时，电极捕获的对应预设区域10a内的导电粒子的数量可保证上、下电极之间不会产生导通不良，避免出现走线接触不良、模组显示异常或模组无法显示的问题，提高产品良率。
基于此，通过本发明实施例1提供的上述各向异性导电胶带1，将绝缘胶层10内分散的胶囊结构11的分布区域与待绑定的电极相对应，并使得分散在每个预设区域10a内的胶囊结构11的数量均大于预设数量，提高了绑定时电极捕获导电粒子的个数均一性。当上述各向异性导电胶带1应用于显示模组中的绑定时，可降低显示模组出现由于电极捕获的导电粒子数量较少而产生绑定工艺不良的风险，提高产品良率。
在上述基础上，为进一步提高绑定工艺中电极捕获导电粒子的均一性，优选的，参考图3所示，对应于每个预设区域10a内的胶囊结构11均呈阵列排布，且均匀分散。
这里，阵列排布可以为图中所示的呈多行×多列排布，也可以为与电极的长度方向相对应的呈一列排布，只需实现规律排列即可。
形成上述阵列排布的具体制造过程包括但不限于以下方式，即先形成一层绝缘胶层，在其上通过构图工艺处理形成阵列排布的多个限位槽，再将胶囊结构一一对应地放置在每个限位槽内，从而形成阵列排布的胶囊结构11，最后形成覆盖胶囊结构11的第二层绝缘胶层。
进一步的，参考图3所示，上述多个间隔开来的预设区域10a具体是沿平行于上述各向异性导电胶带1的长度方向排列；上述绝缘胶层10还包括，位于预设区域10a之外的对位区域；上述各向异性导电胶带1还包括，设置在对位区域的绝缘胶层10内和/或绝缘胶层10表面的第一绑定对位标记12(Mark)。
这里，对位区域即没有分散胶囊结构11的周边区域(NCF)。由于上述绝缘胶层10呈现透明胶带状，因此可在没有分散胶囊结构11的区域进一步设置颜色不透明的第一绑定对位标记12，以便于绑定时与电极进行对位。第一绑定对位标记12具体可以设置在绝缘胶层10内，和/或绝缘胶层10表面，只需使得第一绑定对位标记12在绑定工艺中能够被对位设备识别、抓取并对位即可。
第一绑定对位标记12的具体图案包括但不限于图中示例出的十字形。
进一步的，上述第一绑定对位标记12可设置在各向异性导电胶带1长度方向的两端，以便于进行识别操作。
实施例2
本发明实施例还提供了一种各向异性导电胶带卷，该各向异性导电胶带卷包括，依次相连的多段参考上述图3所示的各向异性导电胶带1。
这样一来，在实际量产中可将各向异性导电胶带卷进行裁剪，以形成参考图1所示的单个裁切后的片材，而不同于现有技术中的传统ACF卷材进行绑定工艺。
实施例3
本发明实施例还提供了一种绑定结构，该绑定结构包括，相对设置的第一基板与第二基板；其中，第一基板面向第二基板一侧设置有多个间隔开来的第一电极(即凸起的绑定结构，Bump)，第二基板面向第一基板一侧设置有与第一电极垂直对应的第二电极(即凸起的绑定结构，Bump)；设置在第一基板与第二基板之间的参考图3所示的各向异性导电胶带1；其中，上述的预设区域位于第一电极与第二电极垂直对应的区域内。
这样一来，当上述各向异性导电胶带1受到垂直于胶带面方向的压力时，位于相对的第一电极与第二电极之间的预设区域内的胶囊结构11发生破裂，露出内部的导电粒子，使得上、下两端的第一电极与第二电极相导通，以实现垂直于胶带面方向的导电连接。
为了提高绑定对位的精准性，第一电极与第二电极的宽度相同，相邻两个第一电极之间的间距与相邻两个第二电极之间的间距相同；参考图3所示，多个间隔开来的预设区域10a沿平行于上述各向异性导电胶带1的长度方向依次排列；
这里仅以绑定时一侧的第一电极为例，如图4所示，沿各向异性导电胶带的长度方向，预设区域10a的宽度(width，图中标记为W1)与相邻两个预设区域10a之间的间距(space，图中标记为S1)之和为第一宽度(pitch，图中标记为P)；该第一宽度P等于第一电极2的宽度(图中标记为W2)与相邻两个第一电极2之间的间距(图中标记为S2)之和，即ACF中的导电粒子的排布方式与绑定的电极pitch相适应，从而提高电极与导电粒子之间的有效利用率。
电极与各向异性导电胶带绑定后的结构如图5所示，为了清楚起见图中未示意出第二电极。绑定后的电极中捕获的导电粒子个数均匀性较好，出现单个或多个电极捕获导电粒子个数少的概率较小，从而降低绑定产生不良的风险。
进一步的，预设区域10a的宽度略小于对应的第一电极2的宽度，即第一电极2之间的间距略大于预设区域10a之间的间距，从而进一步提高电极对导电粒子的捕获率。
在上述基础上，参考图4所示，在上述各向异性导电胶带还包括有第一绑定对位标记12的情况下，第一基板设置有第一电极的一侧和/或第二基板设置有第二电极的一侧还设置有，与第一绑定对位标记12相对应的第二绑定对位标记3(Mark)。
这里，第二绑定对位标记3与第一绑定对位标记12的位置垂直对应，图案优选为相同。
实施例4
本发明实施例还提供了一种显示装置，该显示装置包括参考图4和图5所示的绑定结构。
本发明实施例提供的上述各向异性导电胶带中的胶囊结构排列方式适用于中小尺寸模组产品绑定工艺，尤其适用于金手指(即电极)pitch值设计较小的情况。
其中，上述第一基板可以为显示面板。示例的，该显示面板可以为LCD(LiquidCrystal Display，液晶显示)显示面板或OLED(Organic Light-Emitting Display，有机电致发光显示)显示面板。
上述第二基板可被安装具有驱动电路或驱动芯片。示例的，第二基板可以为芯片薄膜基板(COF)或柔性印刷电路基板(Flex Panel Connector，简称为FPC)，具有用于产生驱动信号的驱动芯片。响应于通过第二基板的各种控制信号，驱动芯片可以产生驱动信号以驱动前述的显示面板。从第二基板的驱动芯片中产生的驱动信号可以被施加到显示面板中的栅线和数据线中，然后驱动显示面板来实施操作。
以上所述，仅为本发明的具体实施方式，但本发明的保护范围并不局限于此，任何熟悉本技术领域的技术人员在本发明揭露的技术范围内，可轻易想到变化或替换，都应涵盖在本发明的保护范围之内。因此，本发明的保护范围应以所述权利要求的保护范围为准。

Claims (10)

1.一种各向异性导电胶带，其特征在于，所述各向异性导电胶带包括，
绝缘胶层，所述绝缘胶层包括多个间隔开来的与待绑定的电极相对应的预设区域；
分散在所述预设区域的所述绝缘胶层内的胶囊结构；所述胶囊结构用于在所述各向异性导电胶带受到垂直于胶带面方向的压力时，实现垂直于所述胶带面方向的导电连接；
其中，每个所述预设区域内的所述胶囊结构的数量均大于预设数量；所述预设数量为当所述各向异性导电胶带与待绑定的上、下金手指的电极进行绑定，且上、下金手指的电极之间导通时，上、下金手指的电极捕获的对应预设区域内的导电粒子的数量。
2.根据权利要求1所述的各向异性导电胶带，其特征在于，对应于每个所述预设区域内的所述胶囊结构均呈阵列排布，且均匀分散。
3.根据权利要求1所述的各向异性导电胶带，其特征在于，
所述多个间隔开来的预设区域沿平行于所述各向异性导电胶带的长度方向排列；
所述绝缘胶层还包括，位于所述预设区域之外的对位区域；
所述各向异性导电胶带还包括，设置在所述对位区域的所述绝缘胶层内和/或所述绝缘胶层表面的第一绑定对位标记。
4.根据权利要求3所述的各向异性导电胶带，其特征在于，所述第一绑定对位标记位于所述各向异性导电胶带长度方向的两端。
5.一种各向异性导电胶带卷，其特征在于，所述各向异性导电胶带卷包括，依次相连的多段如权利要求1至4任一项所述的各向异性导电胶带。
6.一种绑定结构，其特征在于，所述绑定结构包括，
相对设置的第一基板与第二基板；其中，所述第一基板面向所述第二基板一侧设置有多个间隔开来的第一电极，所述第二基板面向所述第一基板一侧设置有与所述第一电极垂直对应的第二电极；
设置在所述第一基板与所述第二基板之间的如权利要求1至4任一项所述的各向异性导电胶带；其中，所述预设区域位于所述第一电极与所述第二电极垂直对应的区域内。
7.根据权利要求6所述的绑定结构，其特征在于，所述第一电极与所述第二电极的宽度相同，相邻两个所述第一电极之间的间距与相邻两个所述第二电极之间的间距相同；
所述多个间隔开来的预设区域沿平行于所述各向异性导电胶带的长度方向依次排列；
沿所述各向异性导电胶带的长度方向，所述预设区域的宽度与相邻两个所述预设区域之间的间距之和为第一宽度；所述第一宽度等于所述第一电极的宽度与相邻两个所述第一电极之间的间距之和。
8.根据权利要求7所述的绑定结构，其特征在于，所述预设区域的宽度小于对应的所述第一电极的宽度。
9.根据权利要求6所述的绑定结构，其特征在于，在所述各向异性导电胶带还包括有第一绑定对位标记的情况下，所述第一基板设置有所述第一电极的一侧和/或所述第二基板设置有所述第二电极的一侧还设置有，与所述第一绑定对位标记相对应的第二绑定对位标记。
10.一种显示装置，其特征在于，所述显示装置包括如权利要求6至9任一项所述的绑定结构。
CN201710626425.7A 2017-07-27 2017-07-27 一种各向异性导电胶带及胶带卷、绑定结构及显示装置 Active CN107452438B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201710626425.7A CN107452438B (zh) 2017-07-27 2017-07-27 一种各向异性导电胶带及胶带卷、绑定结构及显示装置
US15/994,529 US10510708B2 (en) 2017-07-27 2018-05-31 Anisotropic conductive film (ACF) and forming method thereof, ACF roll, bonding structure and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710626425.7A CN107452438B (zh) 2017-07-27 2017-07-27 一种各向异性导电胶带及胶带卷、绑定结构及显示装置

Publications (2)

Publication Number Publication Date
CN107452438A CN107452438A (zh) 2017-12-08
CN107452438B true CN107452438B (zh) 2019-10-11

Family

ID=60490240

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710626425.7A Active CN107452438B (zh) 2017-07-27 2017-07-27 一种各向异性导电胶带及胶带卷、绑定结构及显示装置

Country Status (2)

Country Link
US (1) US10510708B2 (zh)
CN (1) CN107452438B (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108878678A (zh) * 2018-06-14 2018-11-23 武汉华星光电半导体显示技术有限公司 导电胶结构制作方法、导电胶结构及显示面板组件
CN111295071B (zh) * 2018-12-07 2021-08-24 联想（新加坡）私人有限公司 模块以及基板
CN109739057B (zh) * 2019-02-28 2023-02-07 京东方科技集团股份有限公司 显示装置及显示基板的绑定方法
JP7321792B2 (ja) * 2019-06-26 2023-08-07 株式会社ジャパンディスプレイ 異方性導電膜及び表示装置
KR20210028773A (ko) 2019-09-04 2021-03-15 삼성디스플레이 주식회사 표시 장치
KR20210028777A (ko) 2019-09-04 2021-03-15 삼성디스플레이 주식회사 표시 장치
CN110930866B (zh) * 2019-11-26 2021-07-06 Tcl华星光电技术有限公司 覆晶薄膜及显示装置
CN111303795A (zh) * 2020-02-14 2020-06-19 维沃移动通信有限公司 一种异方性导电胶膜及其制备方法和显示装置
CN113046004A (zh) * 2021-03-23 2021-06-29 业成科技（成都）有限公司 异方性导电胶及贴合方法
CN113534511B (zh) * 2021-07-30 2024-02-06 Tcl华星光电技术有限公司 绑定结构及其制作方法、显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1307625A (zh) * 1998-06-30 2001-08-08 美国3M公司 细距各向异性导电粘合剂
CN105006461A (zh) * 2015-07-13 2015-10-28 深圳市道纪科技有限公司 一种可精确控制导电单元的异方性导电胶膜
WO2016104463A1 (ja) * 2014-12-22 2016-06-30 デクセリアルズ株式会社 異方導電性フィルム及び接続構造体
CN105969237A (zh) * 2016-06-29 2016-09-28 深圳市华星光电技术有限公司 异方性导电胶膜的制备方法
CN106797081A (zh) * 2014-10-28 2017-05-31 迪睿合株式会社 各向异性导电膜及连接结构体

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100637429B1 (ko) * 2003-10-24 2006-10-20 삼성에스디아이 주식회사 플라즈마 디스플레이 장치
WO2007063786A1 (en) * 2005-11-29 2007-06-07 Semiconductor Energy Laboratory Co., Ltd. Antenna and manufacturing method thereof, semiconductor device including antenna and manufacturing method thereof, and radio communication system
KR101276749B1 (ko) * 2009-08-03 2013-06-19 엘지디스플레이 주식회사 전기영동 표시장치 및 그 제조 방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1307625A (zh) * 1998-06-30 2001-08-08 美国3M公司 细距各向异性导电粘合剂
CN106797081A (zh) * 2014-10-28 2017-05-31 迪睿合株式会社 各向异性导电膜及连接结构体
WO2016104463A1 (ja) * 2014-12-22 2016-06-30 デクセリアルズ株式会社 異方導電性フィルム及び接続構造体
CN105006461A (zh) * 2015-07-13 2015-10-28 深圳市道纪科技有限公司 一种可精确控制导电单元的异方性导电胶膜
CN105969237A (zh) * 2016-06-29 2016-09-28 深圳市华星光电技术有限公司 异方性导电胶膜的制备方法

Also Published As

Publication number Publication date
US10510708B2 (en) 2019-12-17
US20190035760A1 (en) 2019-01-31
CN107452438A (zh) 2017-12-08

Similar Documents

Publication Publication Date Title
CN107452438B (zh) 一种各向异性导电胶带及胶带卷、绑定结构及显示装置
CN100547469C (zh) 带状电路基板、半导体芯片封装及液晶显示装置
US5155301A (en) Electrical connection and method for making the same
US5235741A (en) Electrical connection and method for making the same
CN106647070A (zh) 一种显示面板及显示装置
KR20140109798A (ko) 모니터, 그의 터치스크린 감지 모듈, 및 터치스크린 감지 모듈의 제조 방법
US8830410B2 (en) Liquid crystal display with electrostatic-resistant wirings
CN102543894B (zh) 电性连接垫结构及包含有多个电性连接垫结构的集成电路
CN102325430A (zh) 粘接材料带
TW201009965A (en) A bump structure and its manufacturing method
CN105969237A (zh) 异方性导电胶膜的制备方法
US9268446B2 (en) Monitor, touchscreen sensing module thereof, and method for manufacturing the touchscreen sensing module
CN103559944A (zh) 可折叠导电膜和显示器
TWI634463B (zh) 觸控視窗
CN105122196A (zh) 传感片、传感片组件、触摸传感面板组件和电子设备
CN105353574A (zh) 一种超薄可绕曲段码式电子墨水屏及制备方法
CN105974689B (zh) 一种阵列基板及其制备方法、液晶显示面板
CN108630115A (zh) 一种无机柔性led彩色显示屏及制备方法
KR900004987B1 (ko) 액정 표시 장치
JP2011154024A (ja) 極微細ピッチ検査用プローブユニット
CN109616449B (zh) 柔性电子器件及其制作方法
CN106133847A (zh) 具有纳米结构的图案的透光性导电体及其制造方法
CN203490962U (zh) 导电膜和显示器
CN205789982U (zh) 柔性面板和电子设备
JP2009295857A (ja) Ｉｃチップと外部配線との接続構造およびｉｃチップ

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant