CN107276594A - 使用硬选取硬译码模式下的译码器产生软信息的方法 - Google Patents

使用硬选取硬译码模式下的译码器产生软信息的方法 Download PDF

Info

Publication number
CN107276594A
CN107276594A CN201710067945.9A CN201710067945A CN107276594A CN 107276594 A CN107276594 A CN 107276594A CN 201710067945 A CN201710067945 A CN 201710067945A CN 107276594 A CN107276594 A CN 107276594A
Authority
CN
China
Prior art keywords
decoder
node
look
likelihood ratio
decoding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710067945.9A
Other languages
English (en)
Other versions
CN107276594B (zh
Inventor
杨宗杰
杜建东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Silicon Motion Inc
Original Assignee
Silicon Motion Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Motion Inc filed Critical Silicon Motion Inc
Priority to CN202010567229.9A priority Critical patent/CN111628785B/zh
Publication of CN107276594A publication Critical patent/CN107276594A/zh
Application granted granted Critical
Publication of CN107276594B publication Critical patent/CN107276594B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1108—Hard decision decoding, e.g. bit flipping, modified or weighted bit flipping
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H03M13/1125—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using different domains for check node and bit node processing, wherein the different domains include probabilities, likelihood ratios, likelihood differences, log-likelihood ratios or log-likelihood difference pairs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1128—Judging correct decoding and iterative stopping criteria other than syndrome check and upper limit for decoding iterations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3707—Adaptive decoding and hybrid decoding, e.g. decoding methods or techniques providing more than one decoding algorithm for one code
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3707—Adaptive decoding and hybrid decoding, e.g. decoding methods or techniques providing more than one decoding algorithm for one code
    • H03M13/3715—Adaptation to the number of estimated errors or to the channel state
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/45—Soft decoding, i.e. using symbol reliability information

Abstract

本发明公开了一种使用操作于硬选取硬译码模式下的一第一译码器来针对操作于一硬选取软译码模式下的一第二译码器产生软信息的方法，包括有：产生一查找表，其中所述查找表将失败校验节点的数量炼结至对数相似比值；于所述第一译码器的第一次迭代中，输入失败校验节点的一数量至所述查找表以产生一对数相似比值；以及将输入失败校验节点的所述数量至所述查找表所产生的所述对数相似比值输出至所述第二译码器。本发明的有益之处在于，当自一第一解码架构切换至一第二解码架构时，能通过位翻转算法来减少迭代的次数。

Description

使用硬选取硬译码模式下的译码器产生软信息的方法
技术领域
本发明涉及一种用于低密度奇偶校验(low-density parity check，LDPC)译码器的位翻转算法，尤其涉及一种通过在第一译码器进行硬选取硬译码期间提供软信息给第二译码器以降低位翻转算法的迭代次数的方法。
背景技术
低密度奇偶校验译码器是使用具有奇偶位(parity bit)的线性错误校正码来进行译码，其中奇偶位会提供用于验证接收到的码字(codeword)的奇偶方程式给译码器。举例来说，低密度奇偶校验可为一具有固定长度的二进制代码，其中所有的符元(symbol)相加会等于零。
在编码过程中，所有的数据位会被重复执行并且被传送至对应的编码器，其中每个编码器会产生一奇偶符元(parity symbol)。码字是由k个信息位(information digit)以及r个校验位(check digit)所组成。如果码字总共有n位，则k＝n-r。上述码字可用一奇偶校验矩阵来表示，其中所述奇偶校验矩阵具有r列(表示方程式的数量)以及n行(表示位数)，如图1所示。这些码之所以被称为「低密度」是因为相较于奇偶校验矩阵中位0的数量而言，位1的数量相对的少。在解码过程中，每次的奇偶校验都可视为一奇偶校验码，并随后与其他奇偶校验码一起进行交互校验(cross-check)，其中译码会在校验节点(check node)进行，而交互校验会在变量节点(variable node)进行。
LDPC译码器支持三种模式：硬判定硬解码(硬选取hard decoding)、软判定硬解码(soft decision hard decoding)，以及软判定软解码(soft decision hard decoding)。图1是奇偶校验矩阵H(图1的上半部份)以及Tanner Graph(图1的下半部份)的示意图，其中Tanner Graph是另一种表示码字的方式，并且可用于解释当使用一位翻转(bit flipping)算法时，LDPC译码器的一些涉及硬判定软解码的操作。
在Tunner Graph中，方形(C1～C4)所表示的校验节点(check node)代表奇偶位(parity bit)的数量，且圆形(V1～V7)所表示的变量节点(variable node)是一码字中位的数量。如果一特定方程式与码符元(code symbol)有关，则对应的校验节点与变量节点之间会以联机来表示。被估测的消息会沿着这些联机来传递，并且于节点上以不同的方式组合。一开始时，变量节点将发送一估测至所有联机上的校验节点，其中这些联机包括被认为是正确的位。接着，每个校验节点会依据对所有其他的连接的估测(connected estimate)来针对每一变数节点进行新的估测，并且将新的估测传回至变量节点。新的估测是基于：奇偶校验方程式迫使所有的变量节点连接至一特定校验节点，以使总和为零。
这些变量节点会接收新的信息以及使用一多数规则(majority rule)(也就是硬判定)，来判断所传送的原始位的值是否正确，若不正确，所述原始位会被翻转(flipped)。所述位接着会被传回至所述校验节点，且上述步骤会被迭代地执行一预定次数，直到符合这些校验节点的奇偶校验方程式。若有符合这些奇偶校验方程式(也就是校验节点所计算的值符合接收自变量节点的值)，则可启用提前终止(early termination)，这会使得系统在最大迭代次数达到之前就结束译码程序。
若目前使用的译码模式无法在达到最大迭代次数之前就完成译码，则需要切换为另一种译码模式。基于硬选取硬解码是最省电的一种模式，切换顺序通常是：硬选取硬解码→硬选取软解码→软选取软译码，其中后两个模式需要一些基于置信度传播算法而建立的软信息。节点所接收到的每一则信息(message)都是一条件机率(conditionalprobability)，即接收到的位是0或1。在运行LDPC译码器之前就已事先得知的机率称为后验机率(a posteriori probability，APP)，其可通过对所述译码器进行一定次数的迭代来得知。因此，当从一硬选取硬译码架构切换至一硬选取软译码架构时，所述LDPC译码器必须先执行一定次数的迭代来取得所需的后验机率。
发明内容
本发明的一目的在于，当自一第一解码架构切换至一第二译码架构时，使用一位翻转算法来减少迭代的次数。
本发明的一实施例公开一种使用操作于硬选取硬译码(hard decision harddecoding)模式下的一第一译码器来针对操作于一硬选取软译码(hard decision softdecoding)模式下的一第二译码器产生软信息的方法，包括有：产生一查找表，其中所述查找表将失败校验节点(failed check node)的数量炼结(link)至对数相似比值(log-likelihood ratio，LLR)；于所述第一译码器的第一次迭代中，输入失败校验节点的一数量至所述查找表以产生一对数相似比值；以及将输入失败校验节点的所述数量至所述查找表所产生的所述对数相似比值输出至所述第二译码器。
附图说明
图1是根据现有技术的用于进行低密度奇偶校验译码的一奇偶校验矩阵以及Tanner Graph的示意图。
其中，附图标记说明如下：
H 奇偶校验矩阵
C1～C4 校验节点
V1～V7 变数节点
具体实施方式
如以上相关技术所示，软信息用于表示变量节点的码字的可信赖程度。举例来说，软信息可为一对数相似比值(log-likelihood ratio，LLR)，其被硬选取软译码以及软选取软译码中的变量节点所使用。对数相似比值是由后验机率来决定，并且关联于有多少个校验节点是失败的(也就是变量节点的码字的可信程度)以及系统中错误位的数量。表1以及表2列举了失败校验节点、错误位以及对数相似比值之间的关系。
表1–后验机率
表2–对数相似比值
其中上述对数相似比值是依据以下方程序计算：
LLR-_i＝Max LLR*((column_weight+1–i)/column_weight+1)
在上述方程式中，i代表失败校验节点的数量。通过使用表1以及表2，可据此产生一查找表(look-up table)，其中所述查找表直接地将失败校验节点的数量炼结(link)于所述对数相似比值，且所述查找表可如表3所示：
表3
失败校验节点 对数相似比值
0 63
1 53
2 42
3 31
4 21
5 10
因此，即使当LDPC译码器正操作于硬选取硬译码模式，仍可通过使用所述查找表来产生软信息。
在本发明的一实施例中，在硬选取硬译码模式中使用一位翻转算法的一第一译码器会通过决定失败校验节点的数量并且将此信息输入至所述查找表以输出一对数相似比值，以于第一次迭代中产生多个对数相似比值。所述第一译码器接着会将所述对数相似比值传给操作于硬选取软译码模式的一N2译码器。
因此，在位翻转译码器的第一次迭代中，信息也将被提供给软译码以及硬译码使用。
以上所述仅为本发明的优选实施例而已，并不用于限制本发明，对于本领域的技术人员来说，本发明可以有各种更改和变化。凡在本发明的精神和原则之内，所作的任何修改、等同替换、改进等，均应包含在本发明的保护范围之内。

Claims (3)

1.一种使用操作于硬选取硬译码模式下的一第一译码器来针对操作于一硬选取软译码模式下的一第二译码器产生软信息的方法，包括有:
产生一查找表，其中所述查找表将失败校验节点的数量炼结至对数相似比值；
于所述第一译码器的第一次迭代中，输入失败校验节点的一数量至所述查找表以产生一对数相似比值；以及
将输入失败校验节点的所述数量至所述查找表所产生的所述对数相似比值输出至所述第二译码器。
2.如权利要求1所述的方法，其中所述第一译码器以及所述第二译码器都使用一位翻转算法来进行译码。
3.如权利要求1所述的方法，其中所述查找表是通过以下方程序产生：
LLR-_i＝Max LLR*((column_weight+1–i)/column_weight+1)
其中i代表失败校验节点的数量。
CN201710067945.9A 2016-03-30 2017-02-07 使用硬选取硬译码模式下的译码器产生软信息的方法 Active CN107276594B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010567229.9A CN111628785B (zh) 2016-03-30 2017-02-07 使用硬选取硬译码模式下的译码器产生软信息的方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/086,006 US10164656B2 (en) 2016-03-30 2016-03-30 Bit flipping algorithm for providing soft information during hard decision hard decoding
US15/086,006 2016-03-30

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN202010567229.9A Division CN111628785B (zh) 2016-03-30 2017-02-07 使用硬选取硬译码模式下的译码器产生软信息的方法

Publications (2)

Publication Number Publication Date
CN107276594A true CN107276594A (zh) 2017-10-20
CN107276594B CN107276594B (zh) 2020-07-17

Family

ID=59961994

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201710067945.9A Active CN107276594B (zh) 2016-03-30 2017-02-07 使用硬选取硬译码模式下的译码器产生软信息的方法
CN202010567229.9A Active CN111628785B (zh) 2016-03-30 2017-02-07 使用硬选取硬译码模式下的译码器产生软信息的方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN202010567229.9A Active CN111628785B (zh) 2016-03-30 2017-02-07 使用硬选取硬译码模式下的译码器产生软信息的方法

Country Status (3)

Country Link
US (2) US10164656B2 (zh)
CN (2) CN107276594B (zh)
TW (2) TWI663839B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108650029A (zh) * 2018-05-16 2018-10-12 清华大学 一种适用于量子安全直接通信的纠错编译码方法
CN108762977A (zh) * 2018-05-30 2018-11-06 郑州云海信息技术有限公司 一种固态盘中纠错算法的优化方法及系统

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10340951B2 (en) * 2017-09-13 2019-07-02 Toshiba Memory Corporation Soft decision LDPC decoder with improved LLR from neighboring bits
US10491244B2 (en) * 2017-11-14 2019-11-26 Nyquist Semiconductor Limited Systems and methods for decoding error correcting codes
US10511326B2 (en) * 2017-11-14 2019-12-17 Nyquist Semiconductor Limited Systems and methods for decoding error correcting codes
US10884858B2 (en) 2018-03-16 2021-01-05 SK Hynix Inc. LDPC decoding device, memory system including the same and method thereof
US11005503B2 (en) 2018-03-16 2021-05-11 SK Hynix Inc. Memory system with hybrid decoding scheme and method of operating such memory system
CN110275796B (zh) * 2018-03-16 2023-08-08 爱思开海力士有限公司 具有混合解码方案的存储器系统及其操作方法
US10715182B2 (en) * 2018-07-27 2020-07-14 Innogrit Technologies Co., Ltd. Systems and methods for decoding error correcting codes with self-generated LLR
US10872013B2 (en) 2019-03-15 2020-12-22 Toshiba Memory Corporation Non volatile memory controller device and method for adjustment
US11086716B2 (en) * 2019-07-24 2021-08-10 Microchip Technology Inc. Memory controller and method for decoding memory devices with early hard-decode exit
JP2021044750A (ja) * 2019-09-12 2021-03-18 キオクシア株式会社 メモリシステム
CN113131947B (zh) * 2019-12-30 2023-11-10 华为技术有限公司 译码方法、译码器和译码装置
CN111541517B (zh) * 2020-04-17 2022-03-25 北京交通大学 一种列表极化码传播译码方法
CN111865335B (zh) * 2020-09-24 2021-01-22 浙江三维通信科技有限公司 一种分组纠错码的译码方法、装置、存储介质和电子装置
CN112422135B (zh) * 2020-11-27 2024-04-16 中国计量大学 基于子矩阵校验的scan-bf提前翻转译码器
DE112022001547T5 (de) 2021-06-01 2024-01-11 Microchip Technology Inc. Speicheradressenschutz
WO2023055676A1 (en) 2021-09-28 2023-04-06 Microchip Technology Inc. Ldpc decoding with trapped-block management

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101018060A (zh) * 2007-01-05 2007-08-15 东南大学 低密度校验码的并行加权比特翻转解码方法
CN101903890A (zh) * 2009-03-05 2010-12-01 Lsi公司 用于迭代解码器的改进的turbo均衡方法
US8341502B2 (en) * 2010-02-28 2012-12-25 Densbits Technologies Ltd. System and method for multi-dimensional decoding
US8782496B2 (en) * 2011-05-17 2014-07-15 Kabushiki Kaisha Toshiba Memory controller, semiconductor memory apparatus and decoding method
US20150236726A1 (en) * 2014-02-18 2015-08-20 Lsi Corporation Refresh, Run, Aggregate Decoder Recovery
US9252817B2 (en) * 2014-01-10 2016-02-02 SanDisk Technologies, Inc. Dynamic log-likelihood ratio mapping for error correcting code decoding

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7783952B2 (en) * 2006-09-08 2010-08-24 Motorola, Inc. Method and apparatus for decoding data
US8051363B1 (en) * 2007-01-16 2011-11-01 Marvell International Ltd. Absorb decode algorithm for 10GBase-T LDPC decoder
US7978793B2 (en) * 2008-02-06 2011-07-12 Freescale Semiconductor, Inc. Method for generating soft decision signal from hard decision signal in a receiver system
US8429498B1 (en) * 2009-03-25 2013-04-23 Apple Inc. Dual ECC decoder
KR101751497B1 (ko) 2010-06-11 2017-06-27 삼성전자주식회사 행렬 네트워크 코딩을 사용하는 장치 및 방법
US8458555B2 (en) * 2010-06-30 2013-06-04 Lsi Corporation Breaking trapping sets using targeted bit adjustment
US8467438B2 (en) * 2010-08-02 2013-06-18 Bassel F. Beidas System and method for iterative nonlinear compensation for intermodulation distortion in multicarrier communication systems
CN101902302B (zh) * 2010-08-17 2012-11-07 北京邮电大学 针对分组码的复杂度固定的联合列表检测译码方法
US8707123B2 (en) * 2011-12-30 2014-04-22 Lsi Corporation Variable barrel shifter
CN103199874B (zh) * 2012-01-05 2017-02-15 国民技术股份有限公司 一种低密度奇偶校验码译码方法
US20130332790A1 (en) * 2012-06-07 2013-12-12 Lsi Corporation LDPC Decision Driven Equalizer Adaptation
US8719682B2 (en) * 2012-06-15 2014-05-06 Lsi Corporation Adaptive calibration of noise predictive finite impulse response filter
US9612903B2 (en) * 2012-10-11 2017-04-04 Micron Technology, Inc. Updating reliability data with a variable node and check nodes
US9048870B2 (en) * 2012-11-19 2015-06-02 Lsi Corporation Low density parity check decoder with flexible saturation
US9021332B2 (en) * 2012-12-11 2015-04-28 Seagate Technology Llc Flash memory read error recovery with soft-decision decode
US9235488B2 (en) * 2013-03-15 2016-01-12 Pmc-Sierra Us, Inc. System and method for random noise generation
US9235467B2 (en) * 2013-03-15 2016-01-12 Pmc-Sierra Us, Inc. System and method with reference voltage partitioning for low density parity check decoding
US9317365B2 (en) * 2014-03-06 2016-04-19 Seagate Technology Llc Soft decoding of polar codes
US20160027521A1 (en) * 2014-07-22 2016-01-28 NXGN Data, Inc. Method of flash channel calibration with multiple luts for adaptive multiple-read
CN104464822B (zh) * 2014-11-21 2016-04-20 湖南大学 一种基于闪存错误区间的ldpc纠错编码方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101018060A (zh) * 2007-01-05 2007-08-15 东南大学 低密度校验码的并行加权比特翻转解码方法
CN101903890A (zh) * 2009-03-05 2010-12-01 Lsi公司 用于迭代解码器的改进的turbo均衡方法
US8341502B2 (en) * 2010-02-28 2012-12-25 Densbits Technologies Ltd. System and method for multi-dimensional decoding
US8782496B2 (en) * 2011-05-17 2014-07-15 Kabushiki Kaisha Toshiba Memory controller, semiconductor memory apparatus and decoding method
US9252817B2 (en) * 2014-01-10 2016-02-02 SanDisk Technologies, Inc. Dynamic log-likelihood ratio mapping for error correcting code decoding
US20150236726A1 (en) * 2014-02-18 2015-08-20 Lsi Corporation Refresh, Run, Aggregate Decoder Recovery

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108650029A (zh) * 2018-05-16 2018-10-12 清华大学 一种适用于量子安全直接通信的纠错编译码方法
CN108650029B (zh) * 2018-05-16 2020-07-31 清华大学 一种适用于量子安全直接通信的纠错编译码方法
CN108762977A (zh) * 2018-05-30 2018-11-06 郑州云海信息技术有限公司 一种固态盘中纠错算法的优化方法及系统

Also Published As

Publication number Publication date
CN107276594B (zh) 2020-07-17
US10630316B2 (en) 2020-04-21
TW201933796A (zh) 2019-08-16
TW201735553A (zh) 2017-10-01
US20170288699A1 (en) 2017-10-05
CN111628785A (zh) 2020-09-04
CN111628785B (zh) 2023-03-28
US20190089374A1 (en) 2019-03-21
TWI710220B (zh) 2020-11-11
US10164656B2 (en) 2018-12-25
TWI663839B (zh) 2019-06-21

Similar Documents

Publication Publication Date Title
CN107276594A (zh) 使用硬选取硬译码模式下的译码器产生软信息的方法
CN103888148B (zh) 一种动态阈值比特翻转的ldpc码硬判决译码方法
Guo et al. Multi-CRC polar codes and their applications
CN107241102B (zh) 在硬决策软解码期间决定何时结束位翻转算法的方法
EP2326015A1 (en) Rate compatible low-density parity-check (LDPC) codes for H-ARQ systems
CN108282264A (zh) 基于比特翻转串行消除列表算法的极化码译码方法
Williamson et al. Variable-length convolutional coding for short blocklengths with decision feedback
KR20080099243A (ko) 랩터 코드의 디코딩
US10135466B2 (en) Data sending method and apparatus
CN107425856A (zh) 低密度奇偶校验译码器以及对其进行省电的方法
CN102349255A (zh) 通过概率固定的组合码来提供不等差错保护码设计的方法和设备
CN103269229A (zh) 一种ldpc-rs二维乘积码的混合迭代译码方法
CN101273531B (zh) 低密度奇偶校验码的改进turbo-译码消息传递方法、设备和系统
CN112737729B (zh) 数据传输方法、装置、计算机设备及存储介质
US20150372695A1 (en) Method and apparatus of ldpc decoder with lower error floor
KR101657912B1 (ko) 비이진 저밀도 패리티 검사 코드의 복호화 방법
Grinchenko et al. Improving performance of multithreshold decoder over binary erasure channel
US20160049962A1 (en) Method and apparatus of ldpc encoder in 10gbase-t system
Vasić et al. Fault-resilient decoders and memories made of unreliable components
CN110798312A (zh) 连续变量量子密钥分发系统的秘密协商方法
CN112104379B (zh) 一种基于关键集的极化码置信度传播动态翻转译码方法
Fazeli et al. Convolutional decoding of polar codes
CN107026655A (zh) 用于对码字进行译码的方法及译码器
KR101484066B1 (ko) 엘디피시 부호의 디코딩 방법
CN112929036A (zh) 一种基于对数似然比的置信度传播动态翻转译码方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant