CN107257964B - Dram电路、计算机系统和访问dram电路的方法 - Google Patents

Dram电路、计算机系统和访问dram电路的方法 Download PDF

Info

Publication number
CN107257964B
CN107257964B CN201680010586.7A CN201680010586A CN107257964B CN 107257964 B CN107257964 B CN 107257964B CN 201680010586 A CN201680010586 A CN 201680010586A CN 107257964 B CN107257964 B CN 107257964B
Authority
CN
China
Prior art keywords
processor
memory
circuit
dram
dynamic random
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201680010586.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN107257964A (zh
Inventor
法布里斯·德沃
吉恩-弗朗索瓦·罗伊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Technologies Inc
Original Assignee
Upmem SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Upmem SAS filed Critical Upmem SAS
Publication of CN107257964A publication Critical patent/CN107257964A/zh
Application granted granted Critical
Publication of CN107257964B publication Critical patent/CN107257964B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1636—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using refresh

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
CN201680010586.7A 2015-02-18 2016-02-12 Dram电路、计算机系统和访问dram电路的方法 Active CN107257964B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR1551343 2015-02-18
FR1551343A FR3032814B1 (fr) 2015-02-18 2015-02-18 Circuit dram muni d'un processeur integre
PCT/FR2016/050327 WO2016132052A1 (fr) 2015-02-18 2016-02-12 Circuit dram muni d'un processeur integre

Publications (2)

Publication Number Publication Date
CN107257964A CN107257964A (zh) 2017-10-17
CN107257964B true CN107257964B (zh) 2020-11-13

Family

ID=53269680

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680010586.7A Active CN107257964B (zh) 2015-02-18 2016-02-12 Dram电路、计算机系统和访问dram电路的方法

Country Status (6)

Country Link
US (1) US10324870B2 (enExample)
EP (1) EP3259674B1 (enExample)
JP (1) JP6710219B2 (enExample)
CN (1) CN107257964B (enExample)
FR (1) FR3032814B1 (enExample)
WO (1) WO2016132052A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3055715B1 (fr) * 2016-09-08 2018-10-05 Upmem Methodes et dispositifs pour contourner le cache interne d'un controleur memoire dram evolue
KR102782323B1 (ko) * 2017-07-30 2025-03-18 뉴로블레이드, 리미티드. 메모리 기반 분산 프로세서 아키텍처
WO2020255087A1 (en) 2019-06-20 2020-12-24 Smolka John Michael Memory module and processor contained in the memory module
FR3115395A1 (fr) 2020-10-16 2022-04-22 Upmem Dispositif semi-conducteur comprenant un empilement de puces et puces d’un tel empilement
CN112286863B (zh) * 2020-11-18 2023-08-18 合肥沛睿微电子股份有限公司 处理暨存储电路
US11775312B2 (en) 2021-04-09 2023-10-03 Rochester Institute Of Technology Look-up table containing processor-in-memory cluster for data-intensive applications
FR3131020A1 (fr) 2021-12-22 2023-06-23 Orange Module et procédé de sécurisation d’un équipement informatique
FR3159453A1 (fr) 2024-02-21 2025-08-22 Upmem dispositif informatique

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5666485A (en) * 1995-06-07 1997-09-09 Samsung Electronics Inc. Software driver for a system bus
CN102640226A (zh) * 2009-10-21 2012-08-15 美光科技公司 具有内部处理器的存储器及控制存储器存取的方法
CN103946816A (zh) * 2011-09-30 2014-07-23 英特尔公司 作为传统大容量存储设备的替代的非易失性随机存取存储器（nvram）

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03109661A (ja) * 1989-09-22 1991-05-09 Hitachi Ltd データ処理装置
JPH06215160A (ja) * 1992-08-25 1994-08-05 Texas Instr Inc <Ti> データ処理方法および装置
US5768618A (en) * 1995-12-21 1998-06-16 Ncr Corporation Method for performing sequence of actions in device connected to computer in response to specified values being written into snooped sub portions of address space
JP3189727B2 (ja) * 1997-04-15 2001-07-16 日本電気株式会社 コプロセッサ内蔵パケット型メモリｌｓｉ、それを用いたメモリシステム及びそれらの制御方法
JPH117763A (ja) * 1997-06-13 1999-01-12 Nec Ic Microcomput Syst Ltd Ｄｒａｍリフレッシュ制御方法及びその回路
US5999474A (en) * 1998-10-01 1999-12-07 Monolithic System Tech Inc Method and apparatus for complete hiding of the refresh of a semiconductor memory
US6463001B1 (en) * 2000-09-15 2002-10-08 Intel Corporation Circuit and method for merging refresh and access operations for a memory device
KR100510505B1 (ko) * 2002-12-23 2005-08-26 삼성전자주식회사 외부 리프레쉬 명령없이 리프레쉬 동작을 수행하는 반도체메모리장치 및 이의 리프레쉬 제어방법
US7353329B2 (en) * 2003-09-29 2008-04-01 Intel Corporation Memory buffer device integrating refresh logic
US7200062B2 (en) * 2004-08-31 2007-04-03 Micron Technology, Inc. Method and system for reducing the peak current in refreshing dynamic random access memory devices
US8234460B2 (en) * 2009-06-04 2012-07-31 Micron Technology, Inc. Communication between internal and external processors
US8380916B2 (en) * 2009-06-04 2013-02-19 Micron Technology, Inc. Control of page access in memory
US8438358B1 (en) * 2009-12-16 2013-05-07 Applied Micro Circuits Corporation System-on-chip with memory speed control core
US20130262791A1 (en) * 2012-03-27 2013-10-03 International Business Machines Corporation Host-side support of dynamically changing frequency in memory systems
US9911485B2 (en) * 2013-11-11 2018-03-06 Qualcomm Incorporated Method and apparatus for refreshing a memory cell
US9293188B2 (en) * 2014-02-03 2016-03-22 Advanced Micro Devices, Inc. Memory and memory controller for high reliability operation and method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5666485A (en) * 1995-06-07 1997-09-09 Samsung Electronics Inc. Software driver for a system bus
CN102640226A (zh) * 2009-10-21 2012-08-15 美光科技公司 具有内部处理器的存储器及控制存储器存取的方法
CN103946816A (zh) * 2011-09-30 2014-07-23 英特尔公司 作为传统大容量存储设备的替代的非易失性随机存取存储器（nvram）

Also Published As

Publication number Publication date
EP3259674A1 (fr) 2017-12-27
CN107257964A (zh) 2017-10-17
FR3032814A1 (enExample) 2016-08-19
US20180039586A1 (en) 2018-02-08
EP3259674B1 (fr) 2020-12-16
FR3032814B1 (fr) 2018-02-02
JP6710219B2 (ja) 2020-06-17
WO2016132052A1 (fr) 2016-08-25
US10324870B2 (en) 2019-06-18
JP2018511860A (ja) 2018-04-26

Similar Documents

Publication Publication Date Title
CN107257964B (zh) Dram电路、计算机系统和访问dram电路的方法
KR102817316B1 (ko) 디디알 호환 비동기 메모리 모듈 시스템 및 그것의 동작 방법
JP6761873B2 (ja) セルフリフレッシュステートマシンｍｏｐアレイ
KR102442078B1 (ko) 고속 메모리 인터페이스들을 위한 명령 중재
US6327664B1 (en) Power management on a memory card having a signal processing element
EP3436958B1 (en) Low power memory throttling
CN105518784B (zh) 具有用于高可靠性操作的存储控制器的数据处理器和方法
US9471517B1 (en) Memory system, memory module and method to backup and restore system using command address latency
US8122186B2 (en) Memory device, memory system and dual port memory device with self-copy function
US7451263B2 (en) Shared interface for components in an embedded system
EP1835506B1 (en) Semiconductor memory, memory system, and operation method of memory system
US9442658B2 (en) Apparatuses and methods including selectively providing a single or separate chip select signals
US9275692B2 (en) Memory, memory controllers, and methods for dynamically switching a data masking/data bus inversion input
CN117546135A (zh) 具有混合dram/持久性存储器通道仲裁的存储器控制器
US20080147940A1 (en) Method and apparatus for controlling a shared bus
KR100298955B1 (ko) 데이타처리시스템
EP3270294B1 (en) Command arbitration for high-speed memory interfaces
CN107977325B (zh) 存储器控制器、存储器系统和操作存储器控制器的方法
CN117789785A (zh) 存储器件及其操作方法
US12224030B2 (en) Memory system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20251020

Address after: California, USA

Patentee after: Qualcomm Technologies, Inc.

Country or region after: U.S.A.

Address before: Grenoble

Patentee before: UPMEM

Country or region before: France