CN107027247A - A kind of printed circuit board (PCB) lamination method and device - Google Patents

A kind of printed circuit board (PCB) lamination method and device Download PDF

Info

Publication number
CN107027247A
CN107027247A CN201610067558.0A CN201610067558A CN107027247A CN 107027247 A CN107027247 A CN 107027247A CN 201610067558 A CN201610067558 A CN 201610067558A CN 107027247 A CN107027247 A CN 107027247A
Authority
CN
China
Prior art keywords
core plate
default
correct position
circuit board
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610067558.0A
Other languages
Chinese (zh)
Inventor
胡凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shennan Circuit Co Ltd
Original Assignee
Shennan Circuit Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shennan Circuit Co Ltd filed Critical Shennan Circuit Co Ltd
Priority to CN201610067558.0A priority Critical patent/CN107027247A/en
Publication of CN107027247A publication Critical patent/CN107027247A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06Lamination

Abstract

The invention discloses a kind of printed circuit board (PCB) lamination method, including:Sequentially logic is arranged according to each default mark collected and default core plate, judges whether each core plate is located at correct position;When there is the core plate to be not located at correct position, then alarm signal is sent;Wherein, the default correct position indicated for marking the core plate.During the printed circuit board (PCB) lamination method provided using the present invention, by gathering the default mark on each core plate, if the correct position that default mark is represented meets default core plate arrangement sequentially logic, core position is correct;And when the correct position that the default mark for having core plate is represented does not meet default core plate arrangement sequentially logic, then the core position is wrong, sends alarm signal, is alarmed, remind operating personnel's lamination wrong.And then can effectively avoiding putting core plate more, put less or it is misplaced caused by lamination mistake, it is to avoid the economic loss thereby resulted in.The invention also discloses a kind of printed circuit board (PCB) stack plate device.

Description

A kind of printed circuit board (PCB) lamination method and device
Technical field
The present invention relates to printed-board technology field, more specifically to a kind of printed circuit board (PCB) Lamination method, further relates to a kind of printed circuit board (PCB) stack plate device.
Background technology
Printed circuit board (PCB), also known as printed substrate, are important electronic units, are electronics members The supporter of device, is also the carrier of electronic component electrical connection.Printed circuit board is according to wiring board The number of plies can be divided into single sided board, dual platen, four laminates, six laminates and other multilayer circuit boards.
Printed circuit board base board, also referred to as PCB copper-clad plates generally include core plate and prepreg, core plate It is arranged alternately with prepreg.By taking ten laminates as an example, during usual ten laminate of one step press, including four It is prepreg between core plate, every two core plates.Its specific iterative structure is:Two layers of outermost is copper foil, That is L1 and L10 is between copper foil, two layers of copper foil, to be arranged alternately four core plates and prepreg, that is, It is to be followed successively by L8/L9 core plates, prepreg, L6/L7 on prepreg, prepreg on L10 copper foils Core plate, prepreg, L4/L5 core plates, prepreg, L2/L3 core plates, prepreg and L1 copper Paper tinsel.
Because printed circuit board (PCB) lamination order is provided that sequence error can not occur in core plate by folded structure.Such as L8/L9 core plates, both can not put more or put less or can not be misplaced, and such as be placed as L6/L7 core plates.To keep away Exempt from core plate and stack mistake, the mode estimated in the prior art usually through operating personnel recognizes the layer of core plate It is secondary, thus artifical influence factor is big, when there is lamination sequence error also easily because of human factor not by It was found that, cause economic loss.
In summary, how to efficiently solve printed circuit board (PCB) core plate and stack the economy that sequence error is caused The problems such as loss, be current those skilled in the art's urgent problem.
The content of the invention
In view of this, first purpose of the invention is to provide a kind of printed circuit board (PCB) lamination method, The printed circuit board (PCB) lamination method, which can efficiently solve printed circuit board (PCB) core plate and stack sequence error, to be caused The problem of economic loss, second object of the present invention is to provide a kind of printed circuit board (PCB) stack plate device.
In order to reach above-mentioned first purpose, the present invention provides following technical scheme:
A kind of printed circuit board (PCB) lamination method, including:
Sequentially logic is arranged according to each default mark collected and default core plate, each core is judged Whether plate is located at correct position;
When there is the core plate to be not located at correct position, then alarm signal is sent;
Wherein, the default correct position indicated for marking the core plate.
Preferably, in above-mentioned printed circuit board (PCB) lamination method, each default mark that the basis is collected Sequentially logic is arranged with default core plate, judges whether each core plate specifically includes positioned at correct position:
The default mark on a core plate is often gathered, is arranged according to the default mark and default core plate Sequentially logic, judges whether core plate is located at correct position.
Preferably, it is default on one core plate of the often collection in above-mentioned printed circuit board (PCB) lamination method Mark is specifically included:
The default mark on each core plate is gathered in sequence.
Preferably, in above-mentioned printed circuit board (PCB) lamination method, each default mark that the basis is collected Sequentially logic is arranged with default core plate, judges whether each core plate specifically includes positioned at correct position:
Default mark on the whole core plates of collection, is arranged sequentially according to each default mark and default core plate Logic, judges whether each core plate is located at correct position.
Preferably, in above-mentioned printed circuit board (PCB) lamination method, each default mark that the basis is collected Sequentially logic is arranged with default core plate, judges whether each core plate specifically includes positioned at correct position:
Sequentially logic is arranged according to the bar code or Quick Response Code and default core plate on scanning core plate, judged Whether each core plate is located at correct position.
Preferably, it is described to there is the core plate to be not located at correctly in above-mentioned printed circuit board (PCB) lamination method During position, then send alarm signal and specifically include:
When there is the core plate to be not located at correct position, then sound and light alarm signal is sent.
Preferably, in above-mentioned printed circuit board (PCB) lamination method, in addition to:
When it is printed circuit board laminated discharge complete when, the printed circuit board (PCB) that finishes will be stacked and weighed;
If the weight of the printed circuit board (PCB) is in the range of preset weight, the half of the printed circuit board (PCB) It is qualified that cured sheets are placed.
During the printed circuit board (PCB) lamination method provided using the present invention, according to the default mark that collects and Whether default core plate arrangement sequentially logic, judge core plate positioned at correct position, when there is core plate not have position When correct position, then occurs alarm signal.Namely it is provided with core plate for marking the core plate should The default mark of the correct position of placement, the default mark on each core plate by gathering lamination, if in advance The correct position that bidding will is represented meets default core plate arrangement sequentially logic, then core position is correct; And sequentially logic is arranged when the correct position that the default mark for having core plate is represented does not meet default core plate, Then the core position is wrong, sends alarm signal, is alarmed, and reminds operating personnel's lamination wrong. Therefore, can effectively avoid putting core plate by this method more, put less or it is misplaced caused by lamination mistake, Avoid the economic loss thereby resulted in.
In a preferred embodiment, the default mark on a core plate is often gathered, according to described Default mark and default core plate arrange sequentially logic, judge whether core plate is located at correct position.Also It is to gather the default mark on a core plate, judges whether the core plate is located at correct position immediately, works as core During Board position mistake, alarm signal is sent.Be arranged such, can effectively save detection time, in time It was found that lamination mistake.
In order to reach above-mentioned second purpose, device is stacked present invention also offers a kind of printed circuit board (PCB), Including:
Judge module, for arranging sequentially logic according to each default mark collected and default core plate, Judge whether each core plate is located at correct position, wherein, it is described default to indicate for marking the core The correct position of plate;
Alarm module, for when there is the core plate to be not located at correct position, then sending alarm signal.
Preferably, in above-mentioned printed circuit board (PCB) stack plate device, the judge module is used to gather whole cores Default mark on plate, arranges sequentially logic according to each default mark and default core plate, judges each institute State whether core plate is located at correct position.
Preferably, in above-mentioned printed circuit board (PCB) stack plate device, the judge module is used to gather each core Default mark on plate, arranges sequentially logic according to the default mark and default core plate, judges institute State whether core plate is located at correct position.
Using the printed circuit board (PCB) stack plate device that provides of the present invention, can effectively avoid putting core plate, more Put less or misplaced caused lamination mistake, it is to avoid the economic loss thereby resulted in.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be right The accompanying drawing used required in embodiment or description of the prior art is briefly described, it should be apparent that, Drawings in the following description are only some embodiments of the present invention, for those of ordinary skill in the art For, on the premise of not paying creative work, it can also be obtained according to these accompanying drawings other attached Figure.
The flow for printed circuit board (PCB) lamination method the first embodiment that Fig. 1 provides for the present invention Figure.
Embodiment
The embodiment of the invention discloses a kind of printed circuit board (PCB) lamination method, to avoid printed circuit plate core The economic loss that the sequence error that plate stacks is caused.
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is entered Row is clearly and completely described, it is clear that described embodiment is only a part of embodiment of the invention, Rather than whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art are not having There is the every other embodiment made and obtained under the premise of creative work, belong to what the present invention was protected Scope.
The embodiment of the invention discloses a kind of printed circuit board (PCB) lamination method, including:
S11:Sequentially logic is arranged according to each default mark collected and default core plate, each institute is judged State whether core plate is located at correct position.
It is default because the lamination order of core plate is provided by folded structure, therefore according to the difference of specific folded structure Core plate arrangement sequentially may be different, can be specifically configured according to actual conditions, not do specific limit herein It is fixed.The default mark of core plate, that is, the core plate for having been placed during lamination are gathered, is adopted The default mark of collection thereon, arranges sequentially logic according to the default mark and default core plate, judges core Whether plate is located at correct position.
S12:When there is the core plate to be not located at correct position, then alarm signal is sent.
In the present embodiment, step S11 is specifically as follows the default mark first gathered on multiple core plates, then Judge whether the position of core plate is correct, or gather the default mark on each core plate successively, and often The default mark on a core plate is gathered, judges whether the core plate is located at correct position.Therefore, when having When core plate is not located at correct position, alarm signal is just sent.As long as it is, having the position of a core plate Put incorrect, that is, occur alarm signal.
Wherein, the correct position that mark is used to mark the core plate is preset, is specifically as follows and represents the core Numeral of the correct number of plies that plate should be located at etc., such as first layer core plate correspondence numeral 1, second layer core plate pair Numeral 2, the corresponding numeral i of i-th layer of core plate etc. are answered, i is i-th in all core plates.Then when default core plate Arrangement is when sequentially logic is 1,2,3 ..., for second layer core plate, when its default mark collected For 3 when, then the default mark does not meet default core plate arrangement sequentially logic, sends alarm signal.
Specifically, referring to Fig. 1, Fig. 1 for the printed circuit board (PCB) lamination method that provides of the present invention the first The flow chart of embodiment.
In the first embodiment, the printed circuit board (PCB) lamination method that provides of the present invention include with Lower step:
S101:Gather the default mark on core plate;
S102:Sequentially logic is arranged according to default mark and default core plate, judges that each core plate is It is no to be located at correct position.
S103:When there is the core plate to be not located at correct position, then alarm signal is sent.
During the printed circuit board (PCB) lamination provided using the present invention, according to the default mark collected and default Core plate arrangement sequentially logic, judge that core plate, whether positioned at correct position, is not at just when there is core plate During true position, then occurs alarm signal.Namely it is provided with core plate for marking the core plate to place Correct position default mark, the default mark on each core plate by gathering lamination, if pre- bidding The correct position that will is represented meets default core plate arrangement sequentially logic, then core position is correct;And work as The correct position that the default mark for having core plate is represented does not meet default core plate arrangement sequentially logic, then should Core position is wrong, sends alarm signal, is alarmed, and reminds operating personnel's lamination wrong.Therefore, Can effectively avoiding putting core plate by this method more, put less or it is misplaced caused by lamination mistake, it is to avoid The economic loss thereby resulted in.
Further, to improve detection efficiency, above-mentioned steps S11 can specifically include:Often gather one Default mark on core plate, arranges sequentially logic according to the default mark and default core plate, judges Whether core plate is located at correct position.The default mark on a core plate is gathered, the core plate is judged immediately Whether it is located at correct position, when core position mistake, sends alarm signal.If core position is correct, Then continue to gather the default mark on next core plate, and judge whether respective core plate position is correct.Directly To having gathered all core plates, and judge each core plate whether be located at correct position.It is specifically as follows: The correspondence default mark on a core plate is gathered every time, according to the default mark on the core plate Sequentially logic is arranged with the default core plate, judges whether the core plate is located at correct position, if so, Then gather the default mark on another core plate, and judge whether another described core plate is located at pair The correct position answered, until judging to finish all core plates.Be arranged such, can effectively save detection when Between, lamination mistake is found in time.
Further, the default mark often gathered on a core plate is specifically included:Gather in sequence Default mark on each core plate.Namely gather the default mark on each core plate successively in sequence, And the default mark on a core plate is often gathered, arrange suitable according to default mark and default core plate immediately Secondary logic, judges whether the core plate is located at correct position.
Specifically, can second of embodiment as described below.
In second of embodiment, the printed circuit board (PCB) lamination method that provides of the present invention include with Lower step:
S201:Gather the default mark on n-th of core plate;
S202:Sequentially logic is arranged according to the default mark on n-th of core plate and default core plate, judged Whether n-th of core plate is located at correct position;
S203:When n-th of core plate is not located at correct position, then alarm signal is sent;
S204:When n-th core plate is located at correct position, then n=n+1;
S205:When n is more than maximum, then detection terminates;
S206:When n is less than or equal to maximum, then return to step S201;
Wherein, n is positive integer, and n initial value is 1, the sum of maximum correspondence core plate.
In the present embodiment, n initial value is 1, that is, is detected since first core plate of lamination, The default mark on first core plate is gathered, according to the default mark and default core on first core plate Plate arranges sequentially logic, judges whether first core plate is located at correct position, when first non-position of core plate When correct position, then alarm signal is sent;When first core plate is located at correct position, then detect Default mark on second core plate, that is, second core plate of collection, according on second core plate Default mark and default core plate arrange sequentially logic, judge whether second core plate is located at correct position, When second core plate is not located at correct position, then alarm signal is sent;When second core plate is located at just During true position, then the 3rd core plate is detected, each core plate is so detected successively, until last core Plate.
So that printed substrate is 12 layers of 5 core plate as an example, first core plate is placed, then gathers first core The default mark of plate, arranges sequentially logic according to default mark and default core plate, judges first core Whether plate is located at correct position, if it is not, then sending alarm signal;If it is, continuing to gather the The default mark of two core plates, judges whether second core plate is located at correct position, so until the 5th Individual core plate.
Further, in the first embodiment, step S11 can also specifically include:Collection Default mark on whole core plates, arranges sequentially logic according to each default mark and default core plate, sentences Whether each core plate that breaks is located at correct position.Specifically, the default mark on the whole core plates of collection, It can be arranged to gather the default mark on whole core plates successively further according to default mark and default core plate Sequentially whether each core plate of logic judgment is located at correct position to row, is specifically as follows and judges that each core plate is successively It is no to be located at correct position.So that printed substrate is 12 layers of 5 core plate as an example, first core plate is placed, then The default mark of first core plate is gathered, second core plate is placed, then second core plate of collection is default Mark, until the default mark of the 5th core plate of collection.Then, each core plate is judged according to default mark Whether correct position is located at.When judging can for judge successively each core plate whether be located at correct position, Can also integrally it be judged.
Certainly, as needed, or gather the corresponding default mark on n core plate successively every time, And according to default mark and default core plate arrangement sequentially logic, judge whether the n core plate is in pair The correct position answered, n is the integer more than 1.
In the various embodiments described above, arranged sequentially according to each default mark collected and default core plate Logic, judges whether each core plate is located at correct position and can specifically include:
Sequentially logic is arranged according to the bar code or Quick Response Code and default core plate on scanning core plate, judged Whether each core plate is located at correct position.Default mark namely on collection core plate, specifically can be with For the bar code or Quick Response Code on scanning core plate.It is correct that bar code or Quick Response Code sign core plate should be at Position.So that printed substrate is 12 layers of 5 core plate as an example, L2/L3 core plates bar code information is 005, L4/L5 bar code informations are that 004, L6/L7 bar code informations are that 003, L8/L9 bar code informations are 002, L10/L11 bar code informations are 001, default core plate sequentially logical zero 01,002,003,004,005. According to the bar code of scanning, alarmed if occurring not meeting this logic, such as occur 001,002,002, I.e. many folded 1 L8/L9 substrate alarms;Occur 001,003, judge 003 it is wrong then alarm, explanation does not have Folded L8/L9 laminar substrates.Specifically, bar code can be arranged at the edge of core plate.During barcode scanning, Ke Yi Bar code code reader is installed, after core plate is placed, code reader is automatic above printed circuit board (PCB) stack plate device The bar code on core plate is read, and the information of bar code is sent into judge module, it is specific as sent Into computer, judged by computer.
Further, alarm signal is sent, can be specifically to send sound and light alarm signal, or send Word alarm signal, audio alert signal etc..
In printed circuit board (PCB) lamination, prepreg is very easy to occur putting and lacking more during lamination Put.Confirm many of prepreg with sensation and manual points mode by operating personnel in the prior art Put and put less, human factor is big, it is difficult to strictly avoid prepreg from putting or put less the economy caused more Loss.Therefore, on the basis of the various embodiments described above, it may further include:
When it is printed circuit board laminated discharge complete when, the printed circuit board (PCB) that finishes will be stacked and weighed;
If the weight of the printed circuit board (PCB) is in the range of preset weight, the half of the printed circuit board (PCB) It is qualified that cured sheets are placed.
The size of specific preset weight scope, need to be determined according to the specific setting requirements of prepreg, this Place is not specifically limited.General, it can be weighed using dedicated balance, pass through software design patterns weight Tolerance, if stacking the weight of the printed circuit board (PCB) finished and the difference of standard weights in weight tolerance scope Interior, then prepreg is placed qualified;Otherwise, prepreg is unqualified.
Device is stacked present invention also offers a kind of printed circuit board (PCB), including:
Judge module 1, for sequentially being patrolled according to each default mark collected and the arrangement of default core plate Volume, judge each core plate whether be located at correct position, wherein, it is described it is default indicate be used for mark institute State the correct position of core plate;
Alarm module 2, for when there is the core plate to be not located at correct position, then sending alarm signal.
Further, in order to save detection time, judge module 1 is used to often gather pre- on a core plate Will is marked with, sequentially logic is arranged according to the default mark and default core plate, judges that the core plate is It is no to be located at correct position.
Further, judge module 1 is used to gather the default mark on each core plate, according to described pre- Will and the arrangement of default core plate sequentially logic are marked with, judges whether the core plate is located at correct position, and Judge module 1 is used to gather the default mark on each core plate in sequence.
Certainly, as needed, judge module 1 can be used for gathering the default mark on whole core plates, Sequentially logic is arranged according to each default mark and default core plate, judges whether each core plate is located at just True position.
Specifically, judge module 1 can scan bar code or Quick Response Code on core plate and default according to Core plate arranges sequentially logic, judges whether each core plate is located at the judge module of correct position.
Alarm module 2 is specifically as follows for when there is the core plate to be not located at correct position, then sending sound The alarm module of visual alarm.
Further, put or put less to detect whether prepreg is more, the printed circuit board (PCB) stacks dress Weighing module can also be included by putting, and be weighed for will stack the printed circuit board (PCB) finished;Control Molding block, for judging the weight of printed circuit board (PCB) whether in the range of preset weight, if it is, It is qualified that the prepreg of the printed circuit board (PCB) is placed.Thus, it is to avoid due to putting prepreg more or The economic loss caused is put less.
A kind of printed circuit board (PCB) that the present invention is provided stacks method and device, can effectively avoid core plate Put more, put less or misplaced caused lamination mistake, it is to avoid the economic loss thereby resulted in.
The embodiment of each in this specification is described by the way of progressive, what each embodiment was stressed All it is that identical similar portion is mutual referring to i.e. between the difference with other embodiment, each embodiment Can.
The foregoing description of the disclosed embodiments, enables professional and technical personnel in the field to realize or make With the present invention.A variety of modifications to these embodiments will be aobvious for those skilled in the art And be clear to, generic principles defined herein can not depart from the spirit or scope of the present invention In the case of, realize in other embodiments.Therefore, the present invention is not intended to be limited to shown in this article These embodiments, and be to fit to consistent with features of novelty with principles disclosed herein most wide Scope.

Claims (10)

1. a kind of printed circuit board (PCB) lamination method, it is characterised in that including:
Sequentially logic is arranged according to each default mark collected and default core plate, each institute is judged State whether core plate is located at correct position;
When there is the core plate to be not located at correct position, then alarm signal is sent;
Wherein, the default correct position indicated for marking the core plate.
2. printed circuit board (PCB) lamination method according to claim 1, it is characterised in that Each default mark and default core plate that the basis is collected arrange sequentially logic, judge each institute State whether core plate specifically includes positioned at correct position:
The default mark on a core plate is often gathered, according to the default mark and default core plate Sequentially logic is arranged, judges whether core plate is located at correct position.
3. printed circuit board (PCB) lamination method according to claim 2, it is characterised in that The default mark often gathered on a core plate is specifically included:
The default mark on each core plate is gathered in sequence.
4. printed circuit board (PCB) lamination method according to claim 1, it is characterised in that Each default mark and default core plate that the basis is collected arrange sequentially logic, judge each institute State whether core plate specifically includes positioned at correct position:
Default mark on the whole core plates of collection, is arranged according to each default mark and default core plate Sequentially logic, judges whether each core plate is located at correct position.
5. printed circuit board (PCB) lamination method according to claim 1, it is characterised in that Each default mark and default core plate that the basis is collected arrange sequentially logic, judge each institute State whether core plate specifically includes positioned at correct position:
Sequentially logic is arranged according to the bar code or Quick Response Code and default core plate on scanning core plate, Judge whether each core plate is located at correct position.
6. printed circuit board (PCB) lamination method according to claim 1, it is characterised in that It is described when there is the core plate to be not located at correct position, then send alarm signal and specifically include:
When there is the core plate to be not located at correct position, then sound and light alarm signal is sent.
7. the printed circuit board (PCB) lamination method according to claim 1 to 6 any one, Characterized in that, also including:
When it is printed circuit board laminated discharge complete when, the printed circuit board (PCB) that finishes will be stacked and claimed Weight;
If the weight of the printed circuit board (PCB) is in the range of preset weight, the printed circuit board (PCB) Prepreg place it is qualified.
8. a kind of printed circuit board (PCB) stacks device, it is characterised in that including:
Judge module, for being arranged sequentially according to each default mark collected and default core plate Logic, judge each core plate whether be located at correct position, wherein, it is described it is default indicate be used for Mark the correct position of the core plate;
Alarm module, for when there is the core plate to be not located at correct position, then sending alarm signal Number.
9. printed circuit board (PCB) stack plate device according to claim 8, it is characterised in that The judge module is used to gather the default mark on whole core plates, according to each default mark and in advance If core plate arrangement sequentially logic, judge each core plate whether positioned at correct position.
10. printed circuit board (PCB) stack plate device according to claim 8, it is characterised in that The judge module is used to gather default mark on each core plate, according to the default mark and Default core plate arranges sequentially logic, judges whether the core plate is located at correct position.
CN201610067558.0A 2016-01-29 2016-01-29 A kind of printed circuit board (PCB) lamination method and device Pending CN107027247A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610067558.0A CN107027247A (en) 2016-01-29 2016-01-29 A kind of printed circuit board (PCB) lamination method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610067558.0A CN107027247A (en) 2016-01-29 2016-01-29 A kind of printed circuit board (PCB) lamination method and device

Publications (1)

Publication Number Publication Date
CN107027247A true CN107027247A (en) 2017-08-08

Family

ID=59524492

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610067558.0A Pending CN107027247A (en) 2016-01-29 2016-01-29 A kind of printed circuit board (PCB) lamination method and device

Country Status (1)

Country Link
CN (1) CN107027247A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107708288A (en) * 2017-09-08 2018-02-16 江西景旺精密电路有限公司 A kind of pcb board and its processing method
CN109362173A (en) * 2018-09-20 2019-02-19 奥士康精密电路(惠州)有限公司 A kind of system of multi-layer board lamination counnter attack
CN112033294A (en) * 2020-08-17 2020-12-04 胜宏科技(惠州)股份有限公司 Method for identifying whether PP (polypropylene) sheets are correctly stacked
CN113275259A (en) * 2021-06-29 2021-08-20 迅得机械(东莞)有限公司 Automatic multi-station board distribution stacking equipment and circuit board stacking method
CN114113147A (en) * 2021-11-17 2022-03-01 佛山市南海区广工大数控装备协同创新研究院 Multilayer PCB (printed Circuit Board) stacking information extraction and level fool-proof detection method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104703413A (en) * 2013-12-04 2015-06-10 深南电路有限公司 Circuit board processing equipment and testing device
CN104902702A (en) * 2015-04-27 2015-09-09 惠州美锐电子科技有限公司 Circuit board lamination weighing system and method for preventing circuit board lamination faults
CN105228377A (en) * 2015-08-28 2016-01-06 东莞生益电子有限公司 A kind of sequence error-preventing method of multi-layer PCB lamination and device
CN204988455U (en) * 2015-08-21 2016-01-20 竞华电子(深圳)有限公司 Special electronic weight alarm device of PCB board

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104703413A (en) * 2013-12-04 2015-06-10 深南电路有限公司 Circuit board processing equipment and testing device
CN104902702A (en) * 2015-04-27 2015-09-09 惠州美锐电子科技有限公司 Circuit board lamination weighing system and method for preventing circuit board lamination faults
CN204988455U (en) * 2015-08-21 2016-01-20 竞华电子(深圳)有限公司 Special electronic weight alarm device of PCB board
CN105228377A (en) * 2015-08-28 2016-01-06 东莞生益电子有限公司 A kind of sequence error-preventing method of multi-layer PCB lamination and device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107708288A (en) * 2017-09-08 2018-02-16 江西景旺精密电路有限公司 A kind of pcb board and its processing method
CN109362173A (en) * 2018-09-20 2019-02-19 奥士康精密电路(惠州)有限公司 A kind of system of multi-layer board lamination counnter attack
CN112033294A (en) * 2020-08-17 2020-12-04 胜宏科技(惠州)股份有限公司 Method for identifying whether PP (polypropylene) sheets are correctly stacked
CN113275259A (en) * 2021-06-29 2021-08-20 迅得机械(东莞)有限公司 Automatic multi-station board distribution stacking equipment and circuit board stacking method
CN113275259B (en) * 2021-06-29 2022-11-15 迅得机械(东莞)有限公司 Automatic multi-station board distribution stacking equipment and circuit board stacking method
CN114113147A (en) * 2021-11-17 2022-03-01 佛山市南海区广工大数控装备协同创新研究院 Multilayer PCB (printed Circuit Board) stacking information extraction and level fool-proof detection method

Similar Documents

Publication Publication Date Title
CN107027247A (en) A kind of printed circuit board (PCB) lamination method and device
CN102291949B (en) Manufacturing method of multi-layer circuit board
CN104902702B (en) A kind of wiring board lamination weighing system and the method for preventing wiring board lamination mistake
CN102271464B (en) Method for tracing quality of circuit board
CN103747639A (en) Manufacturing method for high-rise board
EP3012846B1 (en) Pcb rogowski coil
CN105208803A (en) Fool-proof method for multi-layer plate misplacing
US20130158925A1 (en) Computing device and method for checking differential pair
CN112040675A (en) Multilayer circuit board layer construction method
CN204217205U (en) Printed circuit board and the anti-antistructure of lamination thereof
CN205912325U (en) High -density interconnection board
US20130081859A1 (en) Multilayer Circuit Board and Manufacturing Method Thereof
CN114679904A (en) PCB (printed circuit board) stacking method based on weight measurement
CN205249636U (en) To accuracy detection module between multilayer PCB layer
CN116489906A (en) Printed circuit board inner core plate capable of preventing stacking fault and manufacturing method thereof
CN211090108U (en) Multilayer PCB circuit board with mistake proofing layer
CN205898964U (en) Conducting hole pick -up plate and semi -manufactured goods printed circuit board
CN210519021U (en) Laminated positioning monitoring structure of multilayer PCB
CN108535623A (en) A kind of printed circuit board Auto-Test System
CN203040033U (en) Riveting operating platform and riveting device
CN104703413B (en) Circuit board processing device and test device
CN102307439B (en) Foolproof method for layer misplacement of multilayer PCB
CN112601388A (en) Inner core board anti-stacking PCB and monitoring method
CN100490603C (en) Circuit board with verified laminated layer sequence
CN102325425B (en) Detecting method for lamination error of printed circuit board, printed circuit board and detecting device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20170808