CN107025939B - 双位3t高密度mtprom阵列及其操作方法 - Google Patents
双位3t高密度mtprom阵列及其操作方法 Download PDFInfo
- Publication number
- CN107025939B CN107025939B CN201611113722.3A CN201611113722A CN107025939B CN 107025939 B CN107025939 B CN 107025939B CN 201611113722 A CN201611113722 A CN 201611113722A CN 107025939 B CN107025939 B CN 107025939B
- Authority
- CN
- China
- Prior art keywords
- bit
- fet transistor
- line conductor
- cell
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 12
- 230000015654 memory Effects 0.000 claims abstract description 61
- 239000004020 conductor Substances 0.000 claims description 111
- 230000000295 complement effect Effects 0.000 claims description 43
- 230000003213 activating effect Effects 0.000 claims description 16
- 230000009977 dual effect Effects 0.000 abstract description 20
- 210000004027 cell Anatomy 0.000 description 144
- 101100236208 Homo sapiens LTB4R gene Proteins 0.000 description 25
- 102100033374 Leukotriene B4 receptor 1 Human genes 0.000 description 25
- 101100437750 Schizosaccharomyces pombe (strain 972 / ATCC 24843) blt1 gene Proteins 0.000 description 5
- 101001017969 Homo sapiens Leukotriene B4 receptor 2 Proteins 0.000 description 4
- 102100033375 Leukotriene B4 receptor 2 Human genes 0.000 description 4
- 101100191136 Arabidopsis thaliana PCMP-A2 gene Proteins 0.000 description 3
- 101100422768 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) SUL2 gene Proteins 0.000 description 3
- 101100048260 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) UBX2 gene Proteins 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- SZURTHZUMQPHPG-UHFFFAOYSA-N 1,4-diphenylcyclopenta[d]oxazine Chemical compound C=12C=CC=C2C(C=2C=CC=CC=2)=NOC=1C1=CC=CC=C1 SZURTHZUMQPHPG-UHFFFAOYSA-N 0.000 description 1
- 210000003771 C cell Anatomy 0.000 description 1
- 210000001744 T-lymphocyte Anatomy 0.000 description 1
- OWGUSBISUVLUJF-SDNWHVSQSA-N [(e)-(2-hexylcyclopentylidene)amino]thiourea Chemical compound CCCCCCC1CCC\C1=N/NC(N)=S OWGUSBISUVLUJF-SDNWHVSQSA-N 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5642—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/24—Bit-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
- G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
- G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/002—Isolation gates, i.e. gates coupling bit lines to the sense amplifier
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/4013—Memory devices with multiple cells per bit, e.g. twin-cells
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/961,484 US9659604B1 (en) | 2015-12-07 | 2015-12-07 | Dual-bit 3-T high density MTPROM array |
US14/961,484 | 2015-12-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107025939A CN107025939A (zh) | 2017-08-08 |
CN107025939B true CN107025939B (zh) | 2021-05-18 |
Family
ID=58708180
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201611113722.3A Expired - Fee Related CN107025939B (zh) | 2015-12-07 | 2016-12-07 | 双位3t高密度mtprom阵列及其操作方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US9659604B1 (zh) |
CN (1) | CN107025939B (zh) |
DE (1) | DE102016123654A1 (zh) |
TW (1) | TWI646538B (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105741874B (zh) * | 2014-12-08 | 2019-10-25 | 中芯国际集成电路制造(上海)有限公司 | 用于快闪存储器的双位线读出电路和读出方法 |
JP6833873B2 (ja) * | 2016-05-17 | 2021-02-24 | シリコン ストーリッジ テクノロージー インコーポレイテッドSilicon Storage Technology, Inc. | 不揮発性メモリアレイを使用したディープラーニングニューラルネットワーク分類器 |
US10395752B2 (en) * | 2017-10-11 | 2019-08-27 | Globalfoundries Inc. | Margin test for multiple-time programmable memory (MTPM) with split wordlines |
US10559352B2 (en) * | 2018-01-05 | 2020-02-11 | Qualcomm Incorporated | Bitline-driven sense amplifier clocking scheme |
US10446239B1 (en) | 2018-07-11 | 2019-10-15 | Globalfoundries Inc. | Memory array including distributed reference cells for current sensing |
CN109360595B (zh) * | 2018-08-31 | 2021-08-24 | 宁波中车时代传感技术有限公司 | 一种基于熔丝技术的芯片参数多次编程电路 |
US10636470B2 (en) * | 2018-09-04 | 2020-04-28 | Micron Technology, Inc. | Source follower-based sensing scheme |
US10839893B2 (en) * | 2018-09-28 | 2020-11-17 | Kneron (Taiwan) Co., Ltd. | Memory cell with charge trap transistors and method thereof capable of storing data by trapping or detrapping charges |
WO2021030750A1 (en) * | 2019-08-14 | 2021-02-18 | Supermem, Inc. | Computing memory systems |
US20220293628A1 (en) * | 2021-03-10 | 2022-09-15 | Macronix International Co., Ltd. | Memory device and method for manufacturing the same and method for operating the same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1639798A (zh) * | 2002-02-28 | 2005-07-13 | 桑迪士克股份有限公司 | 用于双单元存储元件的有效读取和编程的方法和系统 |
US20130121057A1 (en) * | 2011-11-15 | 2013-05-16 | Stmicroelectronics Pte Ltd. | Resistor thin film mtp memory |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6335878B1 (en) * | 1998-07-28 | 2002-01-01 | Hitachi, Ltd. | Non-volatile multi-level semiconductor flash memory device and method of driving same |
US6512701B1 (en) * | 2001-06-21 | 2003-01-28 | Advanced Micro Devices, Inc. | Erase method for dual bit virtual ground flash |
US7206224B1 (en) * | 2004-04-16 | 2007-04-17 | Spansion Llc | Methods and systems for high write performance in multi-bit flash memory devices |
US7289359B2 (en) * | 2005-09-09 | 2007-10-30 | Macronix International Co., Ltd. | Systems and methods for using a single reference cell in a dual bit flash memory |
US7643337B2 (en) * | 2007-07-17 | 2010-01-05 | Macronix International Co., Ltd. | Multi-bit flash memory and reading method thereof |
US7804711B2 (en) * | 2008-02-22 | 2010-09-28 | Macronix International Co., Ltd. | Methods of operating two-bit non-volatile flash memory cells |
US8432751B2 (en) | 2010-12-22 | 2013-04-30 | Intel Corporation | Memory cell using BTI effects in high-k metal gate MOS |
US8873302B2 (en) * | 2011-10-28 | 2014-10-28 | Invensas Corporation | Common doped region with separate gate control for a logic compatible non-volatile memory cell |
-
2015
- 2015-12-07 US US14/961,484 patent/US9659604B1/en active Active
-
2016
- 2016-11-23 TW TW105138376A patent/TWI646538B/zh not_active IP Right Cessation
- 2016-12-07 CN CN201611113722.3A patent/CN107025939B/zh not_active Expired - Fee Related
- 2016-12-07 DE DE102016123654.3A patent/DE102016123654A1/de not_active Withdrawn
-
2017
- 2017-04-04 US US15/478,820 patent/US9786333B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1639798A (zh) * | 2002-02-28 | 2005-07-13 | 桑迪士克股份有限公司 | 用于双单元存储元件的有效读取和编程的方法和系统 |
US20130121057A1 (en) * | 2011-11-15 | 2013-05-16 | Stmicroelectronics Pte Ltd. | Resistor thin film mtp memory |
Also Published As
Publication number | Publication date |
---|---|
US9659604B1 (en) | 2017-05-23 |
TWI646538B (zh) | 2019-01-01 |
US20170162234A1 (en) | 2017-06-08 |
DE102016123654A1 (de) | 2017-06-08 |
US9786333B2 (en) | 2017-10-10 |
TW201732816A (zh) | 2017-09-16 |
CN107025939A (zh) | 2017-08-08 |
US20170206938A1 (en) | 2017-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107025939B (zh) | 双位3t高密度mtprom阵列及其操作方法 | |
US9208878B2 (en) | Non-volatile memory based on retention modulation | |
US9171612B2 (en) | Resistive changing memory cell architecture having a select transistor coupled to a resistance changing memory element | |
US7257033B2 (en) | Inverter non-volatile memory cell and array system | |
CN105719698B (zh) | 熔丝单元电路、熔丝单元阵列及包括其的存储器件 | |
US8122307B1 (en) | One time programmable memory test structures and methods | |
KR20050097595A (ko) | 낸드 플래시 메모리 소자 및 이의 독출 방법 | |
US9589658B1 (en) | Disturb free bitcell and array | |
US9460798B2 (en) | Page or word-erasable composite non-volatile memory | |
US9153625B2 (en) | Non-volatile semiconductor memory device | |
US9361976B2 (en) | Sense amplifier including a single-transistor amplifier and level shifter and methods therefor | |
US9324430B2 (en) | Method for defining a default state of a charge trap based memory cell | |
KR20170017328A (ko) | 메모리 장치 | |
US7755922B2 (en) | Non-volatile resistance changing for advanced memory applications | |
WO2009148688A1 (en) | Method for electrically trimming an nvm reference cell | |
US8493768B2 (en) | Memory cell and memory device using the same | |
KR100745902B1 (ko) | 비휘발성 강유전체 메모리 장치 | |
WO2017147310A1 (en) | Memory circuit with leakage compensation | |
CN107836023B (zh) | 控制电阻式切换存储器单元的方法和半导体存储器装置 | |
JP2015185180A (ja) | コンフィギュレーションメモリ | |
US9312012B2 (en) | EEPROM programming with first and second programming modes | |
KR100377183B1 (ko) | 단일 트랜지스터 강유전체 메모리 및 그 구동방법 | |
JP2008071483A (ja) | 不揮発性半導体記憶装置 | |
KR20060112325A (ko) | 비휘발성 메모리 셀 및 비휘발성 메모리 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20201106 Address after: Singapore City Applicant after: Marvell Asia Pte. Ltd. Address before: Greater Cayman Islands, British Cayman Islands Applicant before: Kawam International Inc. Effective date of registration: 20201106 Address after: Greater Cayman Islands, British Cayman Islands Applicant after: Kawam International Inc. Address before: Hamilton, Bermuda Applicant before: Marvell International Ltd. Effective date of registration: 20201106 Address after: Hamilton, Bermuda Applicant after: Marvell International Ltd. Address before: Greater Cayman Islands, British Cayman Islands Applicant before: GLOBALFOUNDRIES Inc. |
|
TA01 | Transfer of patent application right | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20210518 |
|
CF01 | Termination of patent right due to non-payment of annual fee |