CN106936431B - High-performance low-noise chip and manufacturing method thereof - Google Patents

High-performance low-noise chip and manufacturing method thereof Download PDF

Info

Publication number
CN106936431B
CN106936431B CN201511024646.4A CN201511024646A CN106936431B CN 106936431 B CN106936431 B CN 106936431B CN 201511024646 A CN201511024646 A CN 201511024646A CN 106936431 B CN106936431 B CN 106936431B
Authority
CN
China
Prior art keywords
welding point
lead
analog
digital converter
reference voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201511024646.4A
Other languages
Chinese (zh)
Other versions
CN106936431A (en
Inventor
袁文师
王美红
丁学欣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Beiling Co Ltd
Original Assignee
Shanghai Beiling Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Beiling Co Ltd filed Critical Shanghai Beiling Co Ltd
Priority to CN201511024646.4A priority Critical patent/CN106936431B/en
Publication of CN106936431A publication Critical patent/CN106936431A/en
Application granted granted Critical
Publication of CN106936431B publication Critical patent/CN106936431B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0845Continuously compensating for, or preventing, undesired influence of physical parameters of noise of power supply variations, e.g. ripple

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

The invention discloses a high-performance low-noise chip, which comprises a reference voltage module, an analog-to-digital converter and a signal processing module connected with the analog-to-digital converter, wherein the reference voltage module comprises: the first lead welding point is connected with a reference voltage output end of the reference voltage module; the first pin is connected with the first lead welding point through a lead; the second lead welding point is connected with the first pin through a lead wire and is connected with the positive phase input end of the analog-to-digital converter; the third lead welding point is connected with the grounding end of the reference voltage module, the grounding end of the analog-to-digital converter and the grounding end of the signal processing module; the second pin is connected with the third lead welding point through a lead; and the fourth lead welding point is connected with the second pin through a lead wire and is connected with the reverse input end of the analog-to-digital converter. The invention also provides a preparation method of the high-performance low-noise chip.

Description

High-performance low-noise chip and manufacturing method thereof
Technical Field
The invention relates to a high-performance low-noise chip and a manufacturing method thereof, in particular to a packaging method of the high-performance low-noise chip.
Background
Now, as integrated circuits develop, many modules are integrated together, but the cores of the modules are basically analog-to-digital converters, and therefore, the performance requirements of the analog-to-digital converters are higher and higher. At present, in a chip system, as the performance requirement of the analog-digital converter becomes higher, it is also important that the reference voltage of the analog-digital converter includes a ground signal required by the analog-digital converter as a feedback to meet the performance requirement. At present, the design of the two points is not considered much, the reference voltage is provided with an internal reference voltage module to generate and directly supply the reference voltage to the analog-digital converter module, and the ground of the feedback signal is directly connected by using the internal ground. Fig. 1 shows a connection method of a digital-to-analog converter in a conventional chip, in which a memory voltage output terminal VREF of a reference voltage module 1 in the chip is directly connected to a forward reference voltage input terminal VREFP of the analog-to-digital converter, and a ground terminal of the analog-to-digital converter, a reverse reference voltage input terminal VREFN, a ground terminal of the reference voltage module, and other ground terminals are connected to a pin grounded. The connection method is that the system feedback signal of the analog-digital converter and the ground inside the system are mixed into a whole, so that the overall performance of the analog-digital converter is low, and the noise is high.
Disclosure of Invention
In order to solve the above problems, the present invention provides a high performance low noise chip, which has a reference voltage module, an analog-to-digital converter, and a signal processing module connected to the analog-to-digital converter, and further includes:
the first lead welding point is connected with a reference voltage output end of the reference voltage module;
the first pin is connected with the first lead welding point through a lead;
the second lead welding point is connected with the first pin through a lead wire, and the second welding point is connected with a positive phase input end of the analog-to-digital converter;
the third welding spot is connected with the grounding end of the reference voltage module, the grounding end of the analog-to-digital converter and the grounding end of the signal processing module;
the second pin is connected with the third lead welding point through a lead;
and the fourth lead welding point is connected with the second pin through a lead wire, and is connected with the reverse input end of the analog-to-digital converter.
In addition, the invention also provides a manufacturing method of the high-performance low-noise chip, which is used for manufacturing the high-performance low-noise chip and comprises the following steps:
connecting a reference voltage output end of the analog-to-digital converter with the first welding point; connecting the first lead welding point with the second lead welding point through the lead; connecting the first pin with the second lead welding point through the lead; connecting the second lead welding point with a positive phase input end of the analog-to-digital converter; connecting the grounding ends of the analog-to-digital converter, the reference voltage module and the signal processing module with the third lead welding point; connecting the second pin with the third lead welding point; connecting the fourth lead welding point with the second pin through a lead wire; connecting the fourth lead welding point with the reverse input end of the analog-to-digital converter; and packaging the chip.
According to the high-performance low-noise chip and the manufacturing method thereof, the reference voltage generated by the chip per se is filtered by the packaging lead and the external capacitor, so that the burr signal of the reference voltage is reduced to one tenth of the original burr signal, and the performance is improved; the analog-digital converter needs another reference voltage with zero voltage to directly utilize the external ground, and compared with the ground in the chip, the burr is also reduced to one tenth of the ground in the chip, thereby improving the chip performance.
Drawings
FIG. 1 is a schematic diagram of a conventional chip;
fig. 2 is a schematic structural diagram of a high performance low noise chip according to the present invention.
Detailed Description
The structure, operation, and the like of the present invention will be further described with reference to the accompanying drawings.
As shown in fig. 2, the high performance low noise chip of the present invention. The chip is internally composed of a reference voltage module and a signal processing module connected with an analog-to-digital converter, and the analog-to-digital converter transmits signals to the signal processing module for corresponding signal processing. The first lead welding point 1 is connected with a reference voltage output end of the reference voltage module, and the first pin 3 is connected with the first lead welding point 1 through a lead wire, so that the reference voltage output by the reference voltage module is led to the first pin 3.
The second lead pad 2 is connected with the first pin 3 through a lead wire and is connected with a positive phase input end of the analog-to-digital converter, so that the reference voltage is led back to the analog-to-digital converter from the first pin 3. The third welding point 6 is connected with the grounding end of the reference voltage module, the grounding end of the analog-to-digital converter and the grounding end of the signal processing module, the second pin 5 is connected with the third welding point 6 through a lead, the fourth welding point 4 is connected with the second pin 5, and the reverse phase input end of the analog-to-digital converter is connected with the fourth welding point 4. Therefore, another reference voltage ground (an inverted input end) with zero voltage required by the analog-to-digital converter is directly utilized by an external ground, and compared with the ground in the chip, burrs are reduced to one tenth of the ground in the chip, so that the chip performance is improved.
In addition, the invention also provides a manufacturing method of the high-performance low-noise chip, which comprises the following steps:
connecting a reference voltage output end of the analog-to-digital converter with a first lead welding point 1; connecting a first lead welding point 1 with a first pin 3 through a lead; connecting the first pin 3 with the second lead welding point 2 through a lead; connecting the second lead welding point 2 with a positive phase input end of the analog-to-digital converter; connecting the grounding ends of the analog-to-digital converter, the reference voltage module and the signal processing module with a third lead welding point 6; connecting a second pin 5 with a third lead welding point 6; connecting the fourth lead welding point 4 with a second pin 5 through a lead wire; connecting the fourth lead welding point 4 with the reverse input end of the analog-to-digital converter; the chip is then packaged.
The high-performance low-noise chip and the manufacturing method thereof reduce the burr signal of the reference voltage to one tenth of the original value by filtering the reference voltage generated by the chip through the packaging lead and the external capacitor, thereby improving the performance.
The foregoing is merely illustrative of the present invention, and it will be appreciated by those skilled in the art that various modifications may be made without departing from the principles of the invention, and the scope of the invention is to be determined accordingly.

Claims (2)

1. A high-performance low-noise chip having a reference voltage module, an analog-to-digital converter, and a signal processing module connected to the analog-to-digital converter, comprising:
the first lead welding point is connected with a reference voltage output end of the reference voltage module;
the first pin is connected with the first lead welding point through a lead;
the second lead welding point is connected with the first pin through a lead wire and is connected with a positive phase input end of the analog-to-digital converter;
the third lead welding point is connected with the grounding end of the reference voltage module, the grounding end of the analog-to-digital converter and the grounding end of the signal processing module;
the second pin is connected with the third lead welding point through a lead;
and the fourth lead welding point is connected with the second pin through a lead wire, and is connected with the reverse input end of the analog-to-digital converter.
2. A method for manufacturing a high-performance low-noise chip according to claim 1, comprising the steps of:
connecting a reference voltage output end of the analog-to-digital converter with the first lead welding point; connecting the first lead welding point with the second lead welding point through the lead; connecting the first pin with the second lead welding point through the lead; connecting the second lead welding point with a positive phase input end of the analog-to-digital converter; connecting the grounding end of the analog-to-digital converter, the grounding end of the reference voltage module and the grounding end of the signal processing module with the third lead welding point; connecting the second pin with the third lead welding point; connecting the fourth lead welding point with the second pin through a lead wire; connecting the fourth lead welding point with the reverse input end of the analog-to-digital converter; and packaging the chip.
CN201511024646.4A 2015-12-30 2015-12-30 High-performance low-noise chip and manufacturing method thereof Active CN106936431B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201511024646.4A CN106936431B (en) 2015-12-30 2015-12-30 High-performance low-noise chip and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201511024646.4A CN106936431B (en) 2015-12-30 2015-12-30 High-performance low-noise chip and manufacturing method thereof

Publications (2)

Publication Number Publication Date
CN106936431A CN106936431A (en) 2017-07-07
CN106936431B true CN106936431B (en) 2021-07-20

Family

ID=59441679

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201511024646.4A Active CN106936431B (en) 2015-12-30 2015-12-30 High-performance low-noise chip and manufacturing method thereof

Country Status (1)

Country Link
CN (1) CN106936431B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1187208A2 (en) * 2000-08-30 2002-03-13 Hitachi, Ltd. Semiconductor device
CN201681123U (en) * 2010-05-20 2010-12-22 威胜集团有限公司 High-accuracy electric energy metering module
CN202195813U (en) * 2011-09-08 2012-04-18 杭州电子科技大学 Underwater multichannel data acquisition circuit
CN103985688A (en) * 2013-02-07 2014-08-13 扬智科技股份有限公司 Chip packaging structure

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1187208A2 (en) * 2000-08-30 2002-03-13 Hitachi, Ltd. Semiconductor device
CN201681123U (en) * 2010-05-20 2010-12-22 威胜集团有限公司 High-accuracy electric energy metering module
CN202195813U (en) * 2011-09-08 2012-04-18 杭州电子科技大学 Underwater multichannel data acquisition circuit
CN103985688A (en) * 2013-02-07 2014-08-13 扬智科技股份有限公司 Chip packaging structure

Also Published As

Publication number Publication date
CN106936431A (en) 2017-07-07

Similar Documents

Publication Publication Date Title
CN102195461B (en) DC-DC soft starting control circuit
EP2670035B1 (en) Multilayer substrate and dc-dc convertor module
CN106452421B (en) Integrated circuit with multiplexing pins and pin multiplexing method
CN106936431B (en) High-performance low-noise chip and manufacturing method thereof
CN205427035U (en) High voltage sampling circuit of isolated form
CN104811181A (en) Current-to-voltage conversion circuit with input bias and active power filtering effects and current-to-voltage conversion method
CN100353553C (en) Semiconductor integrated device
CN109412595A (en) A kind of sample circuit
CN207339648U (en) A kind of voltage conversion circuit for Internet of Things single-site data acquisition
CN104952820A (en) Chip package using bonding wires for millimeter-wave radio frequency communication
CN101728823A (en) Voltage adjusting device
CN219576645U (en) Power supply circuit, chip and electronic equipment
US11632041B2 (en) Power semiconductor module
CN204615644U (en) A kind of high-power triggering booster circuit based on Linear Driving
CN217847116U (en) Signal switching circuit board
CN211151944U (en) Single-chip isolated interface circuit
EP3923479B1 (en) Dynamic control conversion circuit
CN218416350U (en) Circuit for converting double-end signal into single-end signal
CN204205941U (en) A kind of DC booster converter module
CN204205940U (en) A kind of DC booster converter module selecting voltage stabilizing circuit
JP2009117697A (en) Semiconductor integrated circuit and electronic circuit
US10566986B2 (en) Converting module and converting circuit
CN204205995U (en) A kind of AC-DC converter module selecting voltage stabilizing circuit
US20200099289A1 (en) Power module
CN116339478A (en) Dual-power priority selection circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant