CN218416350U - Circuit for converting double-end signal into single-end signal - Google Patents
Circuit for converting double-end signal into single-end signal Download PDFInfo
- Publication number
- CN218416350U CN218416350U CN202222576202.3U CN202222576202U CN218416350U CN 218416350 U CN218416350 U CN 218416350U CN 202222576202 U CN202222576202 U CN 202222576202U CN 218416350 U CN218416350 U CN 218416350U
- Authority
- CN
- China
- Prior art keywords
- circuit
- operational amplifier
- input
- capacitor
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Networks Using Active Elements (AREA)
Abstract
The utility model relates to a bi-polar signal changes single-ended signal circuit, it includes: the input filter circuit is connected with the input end of the operational amplifier circuit, the output end of the operational amplifier circuit is connected with the output filter circuit, and the output filter circuit is provided with a total output end. The whole circuit breaks through the high noise influence of the conventional circuit in amplification, and can obtain amplified signals with smaller interference and more trueness at the output end.
Description
Technical Field
The utility model relates to a double-ended signal changes single-ended signal circuit.
Background
The Chinese patent 'double-end-to-single-end circuit' (application number: 202110361975.7) published in 7, 9 and 2021, which comprises: the double-rotation single-output module comprises a main input end and a main output end, and is used for converting double-ended input signals input from the main input end into single-ended output signals and outputting the single-ended output signals from the main output end; and the bandwidth expansion module is connected with the double-rotation single-main module and is used for expanding the bandwidth of the output signal. However, in this circuit, since mutual interference between electrical signals exists, when two signals are converted into one signal, the output signal is severely distorted due to the interference of the input signal.
SUMMERY OF THE UTILITY MODEL
The utility model aims at providing a bi-polar signal changes single-ended signal circuit, it has solved the problem that the interference of input signal is great among the prior art, output signal distortion.
For realizing the utility model discloses it includes for the purpose: the input filter circuit is connected with the input end of the operational amplifier circuit, the output end of the operational amplifier circuit is connected with the output filter circuit, and the output filter circuit is provided with a total output end.
The operational amplifier circuit includes: one power supply pin of the operational amplifier is connected with a power supply, the other power supply pin of the operational amplifier is grounded, one end of the first capacitor is connected with the power supply, the other end of the first capacitor is grounded, and the output end of the operational amplifier is a total output end.
The input filter circuit includes: one end of the third capacitor is connected with one input end of the operational amplifier, and the other end of the third capacitor is connected with the other input end of the operational amplifier.
The output filter circuit includes: and the third resistor is connected in series with the fourth capacitor, and one end of the fourth capacitor is grounded.
And an input balancing circuit is connected between the input filter circuit and the operational amplifier circuit.
The input balancing circuit comprises: one end of the second resistor is connected with one end of the third capacitor, the other end of the second resistor is connected with one input end of the operational amplifier, one end of the fourth resistor is connected with the other end of the third capacitor, and the other end of the fourth resistor is connected with the other input end of the operational amplifier.
And a feedback circuit is connected between one input end and the total output end of the operational amplifier circuit.
The feedback circuit includes: and one end of the fifth resistor is connected with one input end of the operational amplifier, and the other end of the fifth resistor is connected with the total output end.
The utility model can effectively reduce the interference of high-frequency noise by adopting the input filter circuit; secondly, errors caused by static input voltage formed on a resistor by the operational amplifier input bias current can be reduced by adopting the input balancing circuit; thirdly, the feedback circuit can inhibit high-frequency noise and reduce ripples and oscillation; fourthly, the output filter circuit can effectively reduce the influence of high-frequency interference.
Drawings
Fig. 1 is a schematic diagram of an embodiment of the present invention.
Detailed Description
As shown in fig. 1, the utility model comprises: the input filter circuit is connected with the input end of the operational amplifier circuit, the output end of the operational amplifier circuit is connected with the output filter circuit, and the output filter circuit is provided with the total output end Vout. The operational amplifier circuit includes: one power supply pin 8 of the operational amplifier U1A is connected with a power supply, the other power supply pin 4 of the operational amplifier is grounded, one end of the first capacitor C1 is connected with the power supply, the other end of the first capacitor C1 is grounded, and the output end of the operational amplifier U1A is connected with the output filter circuit. The input filter circuit includes: one end of the third capacitor C3 is connected to one input terminal 3 of the operational amplifier, and the other end of the third capacitor C3 is connected to the other input terminal 2 of the operational amplifier. The output filter circuit includes: the output end of the operational amplifier U1A is connected with a third resistor R3, the third resistor R3 is connected with a fourth capacitor C4 in series, one end of the fourth capacitor C4 is grounded, and a total output end Vout is arranged between the third resistor R3 and the fourth capacitor C4.
The input filter circuit is connected with the input balancing circuit between the operational amplifier circuit, and the input balancing circuit comprises: the circuit comprises a second resistor R2 and a fourth resistor R4, wherein one end of the second resistor R2 is connected with one end of a third capacitor C3, the other end of the second resistor R2 is connected with one input end 3 of an operational amplifier U1A, one end of the fourth resistor R4 is connected with the other end of the third capacitor C3, and the other end of the fourth resistor R4 is connected with the other input end 2 of the operational amplifier U1A.
One input end and output end of the operational amplifier circuit are connected with a feedback circuit, and the feedback circuit comprises: and the fifth resistor R5 and the fifth capacitor C5 are connected in parallel, one end of the fifth resistor R5 is connected with one input end 2 of the operational amplifier U1A, and the other end of the fifth resistor R5 is connected with the total output end Vout.
The utility model discloses input first signal Vin1 and input second signal Vin2 at first through the third electric capacity, then first signal Vin1 passes through the positive input end that the second resistance input operational amplifier U1A, second signal Vin2 inputs another input end 2 of operational amplifier U1A through fourth resistance R4 and is the negative input end, first signal Vin1 and second signal Vin2 pass through operational amplifier U1A and compare the output of exporting operational amplifier U1A, then the signal after the comparison rethread fifth resistance R5 and fifth electric capacity C5 feed back another input end 2 of operational amplifier U1A and be the negative input end, at last from total output terminal Vout output single-ended signal again.
The above-described embodiments only represent some embodiments of the present invention, but should not be construed as limiting the scope of the present invention. It should be noted that, for those skilled in the art, without departing from the spirit of the present invention, several variations and modifications can be made, which are within the scope of the present invention. Therefore, the protection scope of the present invention should be subject to the appended claims.
Claims (8)
1. A double-ended signal to single-ended signal circuit, comprising: the input filter circuit is connected with the input end of the operational amplifier circuit, the output end of the operational amplifier circuit is connected with the output filter circuit, and the output filter circuit is provided with a total output end.
2. The circuit of claim 1, wherein the op-amp circuit comprises: one power supply pin of the operational amplifier is connected with a power supply, the other power supply pin of the operational amplifier is grounded, one end of the first capacitor is connected with the power supply, the other end of the first capacitor is grounded, and the output end of the operational amplifier is a total output end.
3. The circuit of claim 2, wherein the input filter circuit comprises: one end of the third capacitor is connected with one input end of the operational amplifier, and the other end of the third capacitor is connected with the other input end of the operational amplifier.
4. A circuit for converting double-ended signals to single-ended signals according to claim 2 or 3, wherein said output filter circuit comprises: and the third resistor is connected in series with the fourth capacitor, and one end of the fourth capacitor is grounded.
5. A circuit for converting a double-ended signal to a single-ended signal according to claim 1, 2 or 3, wherein an input balancing circuit is connected between the input filter circuit and the operational amplifier circuit.
6. The circuit of claim 5, wherein the input balancing circuit comprises: one end of the second resistor is connected with one end of the third capacitor, the other end of the second resistor is connected with one input end of the operational amplifier, one end of the fourth resistor is connected with the other end of the third capacitor, and the other end of the fourth resistor is connected with the other input end of the operational amplifier.
7. A circuit for converting a double-ended signal to a single-ended signal according to claim 1, 2 or 3, wherein a feedback circuit is connected between an input terminal and a general output terminal of the operational amplifier circuit.
8. The circuit of claim 7, wherein the feedback circuit comprises: and one end of the fifth resistor is connected with one input end of the operational amplifier, and the other end of the fifth resistor is connected with the total output end.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222576202.3U CN218416350U (en) | 2022-09-28 | 2022-09-28 | Circuit for converting double-end signal into single-end signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222576202.3U CN218416350U (en) | 2022-09-28 | 2022-09-28 | Circuit for converting double-end signal into single-end signal |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN218416350U true CN218416350U (en) | 2023-01-31 |
Family
ID=85035098
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202222576202.3U Active CN218416350U (en) | 2022-09-28 | 2022-09-28 | Circuit for converting double-end signal into single-end signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN218416350U (en) |
-
2022
- 2022-09-28 CN CN202222576202.3U patent/CN218416350U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101388651B (en) | Receiver of high speed digital interface | |
| US7471150B2 (en) | Class AB folded cascode stage and method for low noise, low power, low-offset operational amplifier | |
| CN105375884A (en) | Loudspeaker box power amplification circuit | |
| CN108880484B (en) | Power amplifier bias circuit | |
| CN218416350U (en) | Circuit for converting double-end signal into single-end signal | |
| CN216390921U (en) | Power amplifier | |
| CN104320105B (en) | A kind of mixed mode capacity multiplier circuit | |
| CN102749528B (en) | High-speed signal detection circuit and system | |
| CN104811181A (en) | Current-to-voltage conversion circuit with input bias and active power filtering effects and current-to-voltage conversion method | |
| CN200944577Y (en) | Signal gain amplifying system | |
| CN114189292A (en) | Power detection circuit, power amplifier module and radio frequency front end architecture | |
| CN101453196B (en) | Amplifier circuit | |
| CN212965129U (en) | Differential sampling circuit for multi-path alternating current distribution voltage | |
| CN201142670Y (en) | Adjustable high-sensibility high-resolution audio-detector | |
| CN219978394U (en) | Commercial electric signal acquisition circuit | |
| CN215818061U (en) | Low-noise amplifier with deep saturation and high harmonic suppression | |
| CN214959454U (en) | Multiple negative feedback circuit | |
| CN220271425U (en) | Voltage sampling connecting device | |
| CN220896660U (en) | High-harmonic suppression amplifier | |
| CN219697610U (en) | Operational amplifier circuit | |
| CN217388658U (en) | Multi-octave broadband low-noise amplification circuit and communication receiver | |
| CN111082764A (en) | Single-ended input-to-differential output circuit | |
| CN217307666U (en) | Signal output device based on optical coupling isolation | |
| CN208461799U (en) | A kind of amplifying circuit | |
| CN216565081U (en) | High-reliability power amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |