CN106374888A - Triangle generator based on loop oscillation of inverter - Google Patents

Triangle generator based on loop oscillation of inverter Download PDF

Info

Publication number
CN106374888A
CN106374888A CN201610909601.3A CN201610909601A CN106374888A CN 106374888 A CN106374888 A CN 106374888A CN 201610909601 A CN201610909601 A CN 201610909601A CN 106374888 A CN106374888 A CN 106374888A
Authority
CN
China
Prior art keywords
grid
field effect
effect transistor
drain electrode
connects
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201610909601.3A
Other languages
Chinese (zh)
Inventor
昌越彬
蒋明睿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Yiruixin Technology Co Ltd
Original Assignee
Chengdu Yiruixin Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Yiruixin Technology Co Ltd filed Critical Chengdu Yiruixin Technology Co Ltd
Priority to CN201610909601.3A priority Critical patent/CN106374888A/en
Publication of CN106374888A publication Critical patent/CN106374888A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K4/00Generating pulses having essentially a finite slope or stepped portions
    • H03K4/06Generating pulses having essentially a finite slope or stepped portions having triangular shape
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention, which relates to the technical field of the triangle generator, provides a triangle generator based on loop oscillation of an inverter. Technical problems that the power consumption of the current source in the prior art is high and the stability of the current source is poor, lots of pulse noises exist in a loop oscillator, and a trapezoidal wave is generated easily in the prior art can be solved. According to the invention, the triangle generator comprises a current source circuit for providing charging and discharging of a loop and an inverter circuit for loop output switching; and the current source circuit and the inverter circuit form a loop oscillator. The loop oscillator is connected with a divider resistor and outputs a triangular pulse based on the divider resistor.

Description

A kind of triangular-wave generator based on phase inverter loop oscillation
Technical field
The present invention relates to triangular-wave generator technical field is and in particular to a kind of triangular wave based on phase inverter loop oscillation Generator.
Background technology
At present although existing signal generator is quite ripe, but electromagnetic noise is done to signal generator Disturb and exist always, directly affect long-time stability and the reliability of product.On the other hand, in digital circuit, analog sensor, essence The aspects such as close instrument and meter, the requirement more and more higher to output waveform in signal generator.Traditional circuit, form is more multiple Miscellaneous, using more micro-signal device, easily disturbed by adverse circumstances, life-time service has certain hidden danger, it for a long time may be used Can not be guaranteed by property.Prior art triangular-wave generator is usually the upper circuit that the next pwm controls pulse, usually makes With Schmidt trigger, due to the effect of its hysteresis, easily form trapezoidal wave, affect the next circuit stability further and frequency is special Property.
Content of the invention
For above-mentioned prior art, present invention aim at providing, solve prior art its current source power consumption height, stability , in loop oscillator, there is the technical problem such as a large amount of impulsive noises and easy generation trapezoidal wave in difference.
For reaching above-mentioned purpose, the technical solution used in the present invention is as follows:
A kind of triangular-wave generator based on phase inverter loop oscillation, including the current source electricity for providing loop discharge and recharge Road and the inverter circuit for switching loop output, current source circuit and inverter circuit constitute loop oscillator;Described Loop oscillator is connected with divider resistance, and it exports triangular pulse by divider resistance.
In such scheme, also include overshoot protection circuit, receive the output clock of inverter circuit, and selectively vent discharge The input power of current source circuit.
In such scheme, described current source circuit, including
First power supply;
First current source, its high potential end connects the first power supply;
First field effect transistor, its source electrode connects the low potential end of the first current source;
Second field effect transistor, its source electrode connects low potential end and the grounded drain of the first current source;
3rd field effect transistor, its drain electrode connects the drain electrode of the first field effect transistor;
4th field effect transistor, its source electrode connects the source electrode of the 3rd field effect transistor;
Second source, connects the drain electrode of the 4th field effect transistor;
Second current source, its high potential end connects source electrode and the low potential end ground connection of the 3rd field effect transistor;
First electric capacity, for discharge and recharge charge buffer, its one end connects the first power supply and the other end connects the first field effect The drain electrode of pipe.
In such scheme, described inverter circuit, for forming interior ring oscillation and the output of self feed back voltage switching, including
5th field effect transistor, its grid connects the drain electrode of the first field effect transistor;
6th field effect transistor, its grid connects the drain electrode of the first field effect transistor and the leakage of connection the 5th field effect transistor that drains Pole;
7th field effect transistor, its grid, drain electrode are all connected with source electrode and the source ground of the 6th field effect transistor;
8th field effect transistor, for switching as bias voltage, its drain electrode connects source electrode and the source electrode of the 6th field effect transistor Ground connection;
3rd power supply;
9th field effect transistor, its grid, drain electrode are all connected with the source electrode of the 5th field effect transistor and source electrode connects the 3rd power supply;
Tenth field effect transistor, for switching as bias voltage, its source electrode connects the 3rd power supply and the connection the 5th that drains The source electrode of effect pipe;
First phase inverter, its input connects the drain electrode of the 5th field effect transistor;
Second phase inverter, the 3rd phase inverter and the second electric capacity, are sequentially connected in series the first phase inverter, and the second electric capacity is additionally coupled to The grid of five feedback circuits, constitutes the feedback circuit of inverter circuit;
3rd electric capacity, for provide internal ring oscillation circuit charge, electric discharge, its one end connect the first field effect transistor drain electrode and The other end is grounded;
Described the tenth field effect transistor, the 8th field effect transistor, grid is connected to the outfan of the 3rd phase inverter, for defeated Go out switching;
Described the second field effect transistor, the 4th field effect transistor, grid is connected to the outfan of the second phase inverter, is used for filling Electric discharge switching.
In such scheme, described overshoot protection circuit, quickly release for power supply when crossing vibration, including
Comparator, its high electricity end is connected with reference voltage and low electricity end connects the grid of the 5th field effect transistor;
NAND gate, its input port connects the outfan of comparator and receives an enable signal;
11st field effect transistor, its grid connect NAND gate outfan, drain electrode connect the first field effect transistor drain electrode and Source ground.
In such scheme, described the 3rd field effect transistor, its source electrode is also associated with the 4th electric capacity, and the 4th electric capacity is also grounded.
In such scheme, described the second current source, including
First operational amplifier, a pmos pipe, a nmos pipe, the 2nd nmos pipe, the 2nd pmos pipe, the 3rd nmos pipe Manage with the 4th nmos;
The positive input termination reference voltage vref of described first operational amplifier, negative input terminates the source electrode of a nmos pipe With the drain electrode of the 2nd nmos pipe, the grid of output termination the first nmos pipe;
The grid of a described pmos pipe and drain electrode are connected together and connect drain electrode and the 2nd pmos pipe of a nmos pipe again Grid, source electrode meets supply voltage vcc;
The grid of a described nmos pipe connects the outfan of the first operational amplifier, drain electrode connect a pmos pipe grid and Drain electrode and the grid of the 2nd pmos pipe, source electrode connects the negative input end of the first operational amplifier and the drain electrode of the 2nd nmos pipe;
The grid of described 2nd nmos pipe meets the drain electrode of the 2nd pmos pipe and the grid of the 3rd nmos pipe and drain electrode and the 4th The grid of nmos pipe, drain electrode connects the source electrode of a nmos pipe and the negative input end of the first operational amplifier, source ground;
The grid of described 2nd pmos pipe connects the grid of a pmos pipe and the drain electrode of drain electrode and a nmos pipe, and drain electrode connects The grid of the grid of the 2nd nmos pipe and the 3rd nmos pipe and the grid of drain electrode and the 4th nmos pipe, source electrode meets supply voltage vcc;
The grid of described 3rd nmos pipe and drain electrode are connected together and connect the grid of the 2nd nmos pipe and the 2nd pmos pipe again Drain electrode and the grid of the 4th nmos pipe, source ground;
The grid of described 4th nmos pipe connects the grid of the 2nd nmos pipe and the grid of the 3rd nmos pipe and drain electrode and second The drain electrode of pmos pipe, drain electrode is as current output terminal iout, source ground.The reason herein limit raceway groove is, as current source, Must have less internal resistance, and the use of n-channel mos pipe be arbitrarily inaccessiable, so being defined to raceway groove.
Compared with prior art, beneficial effects of the present invention: improve the stability of its pulse generator, do not affect defeated It is achieved that more smooth loop oscillation charge and discharge process and output the triangle that less average deviates on the premise of going out characteristic Ripple.
Brief description
Fig. 1 is the physical circuit figure of pulse generator of the present invention;
Fig. 2 is the change in voltage schematic diagram of electric capacity c3 of the present invention and electric capacity c2;
Fig. 3 is change in voltage schematic diagram at triangular wave of the present invention output potential point e;
Fig. 4 is voltage magnitude change schematic diagram at potential point a, b, c and d of the present invention;
Fig. 5 is the drain-source voltage change schematic diagram of the present invention drop-down field effect q7;
Fig. 6 is the drain-source voltage change schematic diagram after the present invention drop-down field effect q7 connects electric capacity c4;
Fig. 7 is the circuit theory diagrams of first current source of the present invention.
Specific embodiment
All features disclosed in this specification, or disclosed all methods or during step, except mutually exclusive Feature and/or step beyond, all can combine by any way.
The present invention will be further described below in conjunction with the accompanying drawings:
Embodiment 1
In FIG, in conjunction with Fig. 2, Fig. 3 and Fig. 4 change in voltage, field effect transistor q8, q12 is equivalent to diode, field effect transistor Q9, q13 as feedback control bias voltage switch, field effect transistor q10, q11 constitute by field effect transistor q9, q13 control etc. Effect phase inverter, the output clock waveform of inverter circuit is clock waveform at potential point c, and the input power of current source circuit includes Current source i 1 and current source i2;Reference clock sclk can input it is also possible at scene effect pipe q5 grid at potential point a Input, it is ground voltage that circuit initial condition is set to potential point a, and field effect transistor q5, q10, q9 are in the conduction state, current source I 1 charges to electric capacity c1, is sufficient so that the cut-off of field effect transistor q10 when electric capacity c1 voltage is raised to, equivalent phase inverter deflects, electricity Site d voltage is changed into ground voltage, the cut-off of field effect transistor q9 and the conducting of field effect transistor q13 from voltage vcc, and field effect transistor q4 is led Logical, current source i 1 is released, and current source i2 discharges to electric capacity c1, until field effect transistor q10 is switched on again, constantly weighs This process multiple, electric capacity is linear unit, in charge and discharge process, points out output vibration triangular wave in e.Due in pulse generator Using electric capacity and current source it is considered to the perfect degree of actually used device, discharge and recharge there may be the window of overlap, leads to loop Middle may have higher peak voltage value, and most probably occurs at potential point c, so setting comparator is detected, uses In in time, peak voltage is discharged, NAND gate logic circuit can also be set further, and the enable signal using process chip enters Row cutting.
It is apparent that due to different capacitor charge and discharge processes, causing loop voltage to occur short in Fig. 5 and Fig. 6, Fig. 5 Promote peak value, if in real world applications, the fluctuation of superposition power supply is it might even be possible to by part field effect transistor reverse breakdown, cause back Short out road, thus damage device.Fig. 6 is the drain-source voltage change waveform of field effect transistor q7 after increasing safe electric capacity c4, makes Obtain charge and discharge process more smooth, there is no distorted pulse peak in short-term.
Embodiment 2
As shown in fig. 7, the first described current source i 1 includes resistance 101, nmos pipe 102, nmos pipe 103, nmos pipe 104th, nmos pipe 105, pmos pipe 106, pmos pipe 107 and pmos pipe 108: one end ground connection of described resistance 101, another termination institute State the source electrode of nmos pipe 102;The grid of described nmos pipe 102 connects grid and drain electrode and the described nmos pipe of described nmos pipe 103 105 source electrode, drain electrode connects the source electrode of described nmos pipe 104, and source electrode connects one end of described resistance 101;The grid of described nmos pipe 103 Pole and drain electrode are connected together the grid of the source electrode connecing described nmos pipe 105 again and described nmos pipe 102, source ground;Described The grid of nmos pipe 104 connects the drain electrode of described pmos pipe 106 and the grid of described nmos pipe 105 and drain electrode, and drain electrode connects described The grid of the grid of pmos pipe 106 and described pmos pipe 107 and the grid of drain electrode and described pmos pipe 108, source electrode connects described The drain electrode of nmos pipe 102;The grid of described nmos pipe 105 and drain electrode are connected together and meet drain electrode and the institute of described pmos pipe 106 again State the grid of nmos pipe 104, source electrode connects the grid of described nmos pipe 103 and the grid of drain electrode and described nmos pipe 102;Described The grid of pmos pipe 106 connects the grid of described pmos pipe 107 and the grid of drain electrode and described pmos pipe 108 and described nmos pipe 104 drain electrode, drain electrode connects the grid of described nmos pipe 105 and the grid of drain electrode and described nmos pipe 104, and source electrode connects supply voltage vcc;The grid of described pmos pipe 107 and drain electrode are connected together and connect the grid of described pmos pipe 106 and described pmos pipe 108 again Grid and the drain electrode of described nmos pipe 104, source electrode meets supply voltage vcc;The grid of described pmos pipe 108 connects described pmos pipe The grid of 106 grid and described pmos pipe 107 and the drain electrode of drain electrode and described nmos pipe 104, drain electrode is as current output terminal Iout, source electrode meets supply voltage vcc.
The voltage at described resistance 101 two ends is the threshold voltage of described nmos pipe 103, and the electric current on described resistance 101 is Divided by the resistance value of described resistance 101, this electric current passes through described pmos pipe 107 mirror image to the threshold voltage of described nmos pipe 103 again To described pmos pipe 106 and described pmos pipe 108, from drain electrode output current iout of described pmos pipe 108.
The above, the only specific embodiment of the present invention, but protection scope of the present invention is not limited thereto, and any Belong to those skilled in the art the invention discloses technical scope in, the change or replacement that can readily occur in, all answer It is included within the scope of the present invention.

Claims (7)

1. a kind of triangular-wave generator based on phase inverter loop oscillation is it is characterised in that include for providing loop discharge and recharge Current source circuit and the inverter circuit for switching loop output, current source circuit and inverter circuit constitute loop oscillation Device;Described loop oscillator is connected with divider resistance, and it exports triangular pulse by divider resistance.
2. a kind of triangular-wave generator based on phase inverter loop oscillation according to claim 1 is it is characterised in that also wrap Include overshoot protection circuit, receive the output clock of inverter circuit, and the input power of selectively leakage current source circuit.
3. a kind of triangular-wave generator based on phase inverter loop oscillation according to claim 2 is it is characterised in that described Current source circuit, including
First power supply;
First current source i1, its high potential end connects the first power supply;
First field effect transistor q5, its source electrode connects the low potential end of the first current source i1;
Second field effect transistor q4, its source electrode connects low potential end and the grounded drain of the first current source i1;
3rd field effect transistor q7, its drain electrode connects the drain electrode of the first field effect transistor q5;
4th field effect transistor q6, its source electrode connects the source electrode of the 3rd field effect transistor q7;
Second source, connects the drain electrode of the 4th field effect transistor q6;
Second current source i2, its high potential end connects source electrode and the low potential end ground connection of the 3rd field effect transistor q7;
First electric capacity c2, for discharge and recharge charge buffer, its one end connects the first power supply and the other end connects the first field effect transistor The drain electrode of q5.
4. a kind of triangular-wave generator based on phase inverter loop oscillation according to claim 3 is it is characterised in that described Inverter circuit, for formed interior ring oscillation and self feed back voltage switching output, including
5th field effect transistor q10, its grid connects the drain electrode of the first field effect transistor q5;
6th field effect transistor q11, its grid connects the drain electrode of the first field effect transistor q5 and connection the 5th field effect transistor q10 that drains Drain electrode;
7th field effect transistor q12, its grid, drain electrode are all connected with source electrode and the source ground of the 6th field effect transistor q11;
8th field effect transistor q13, for switching as bias voltage, its drain electrode connects source electrode and the source of the 6th field effect transistor q11 Pole is grounded;
3rd power supply;
9th field effect transistor q8, its grid, drain electrode are all connected with the source electrode of the 5th field effect transistor q10 and source electrode connects the 3rd power supply;
Tenth field effect transistor q9, for switching as bias voltage, its source electrode connects the 3rd power supply and the 5th effect of connection that drain Should pipe q10 source electrode;
First phase inverter u15, its input connects the drain electrode of the 5th field effect transistor q10;
Second phase inverter u16, the 3rd phase inverter u17 and the second electric capacity c3, are sequentially connected in series the first phase inverter u15, the second electric capacity c3 It is additionally coupled to the grid of the 5th feedback circuit q10, constitute the feedback circuit of inverter circuit;
3rd electric capacity c1, for provide internal ring oscillation circuit charge, electric discharge, its one end connect the first field effect transistor q5 drain electrode and The other end is grounded;
Described the tenth field effect transistor q9, the 8th field effect transistor q13, grid is connected to the outfan of the 3rd phase inverter u17, uses In output switching;
Described the second field effect transistor q4, the 4th field effect transistor q6, grid is connected to the outfan of the second phase inverter u16, uses In discharge and recharge switching.
5. a kind of triangular-wave generator based on phase inverter loop oscillation according to claim 4 is it is characterised in that described Overshoot protection circuit, for cross vibration when power supply quickly release, including
Comparator u22, its high electricity end is connected with reference voltage and low electricity end connects the grid of the 5th field effect transistor q10;
NAND gate u25, its input port connects the outfan of comparator u22 and receives an enable signal;
11st field effect transistor q14, its grid connects the outfan of NAND gate u25, and drain electrode connects the leakage of the first field effect transistor q5 Pole and source ground.
6. a kind of triangular-wave generator based on phase inverter loop oscillation according to claim 3 is it is characterised in that described The 3rd field effect transistor q7, its source electrode is also associated with the 4th electric capacity c4, and the 4th electric capacity c4 is also grounded.
7. a kind of triangular-wave generator based on phase inverter loop oscillation according to claim 3 is it is characterised in that described The second current source i2, including
First operational amplifier, a pmos pipe, a nmos pipe, the 2nd nmos pipe, the 2nd pmos pipe, the 3rd nmos pipe and the Four nmos pipes;
The positive input termination reference voltage vref of described first operational amplifier, negative input terminates the source electrode and the of a nmos pipe The drain electrode of two nmos pipes, the grid of output termination the first nmos pipe;
The grid of a described pmos pipe and drain electrode are connected together and connect the drain electrode of a nmos pipe and the grid of the 2nd pmos pipe again, Source electrode meets supply voltage vcc;
The grid of a described nmos pipe connects the outfan of the first operational amplifier, and drain electrode connects grid and the drain electrode of a pmos pipe With the grid of the 2nd pmos pipe, source electrode connects the negative input end of the first operational amplifier and the drain electrode of the 2nd nmos pipe;
The grid of described 2nd nmos pipe meets the drain electrode of the 2nd pmos pipe and the grid of the 3rd nmos pipe and drain electrode and the 4th nmos The grid of pipe, drain electrode connects the source electrode of a nmos pipe and the negative input end of the first operational amplifier, source ground;
The grid of described 2nd pmos pipe connects the grid of a pmos pipe and the drain electrode of drain electrode and a nmos pipe, and drain electrode connects second The grid of the grid of nmos pipe and the 3rd nmos pipe and the grid of drain electrode and the 4th nmos pipe, source electrode meets supply voltage vcc;
The grid of described 3rd nmos pipe and drain electrode are connected together the drain electrode of the grid connecing the 2nd nmos pipe again and the 2nd pmos pipe With the grid of the 4th nmos pipe, source ground;
The grid of described 4th nmos pipe meets the grid of the 2nd nmos pipe and the grid of the 3rd nmos pipe and drain electrode and the 2nd pmos The drain electrode of pipe, drain electrode is as current output terminal iout, source ground.
CN201610909601.3A 2016-10-19 2016-10-19 Triangle generator based on loop oscillation of inverter Withdrawn CN106374888A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610909601.3A CN106374888A (en) 2016-10-19 2016-10-19 Triangle generator based on loop oscillation of inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610909601.3A CN106374888A (en) 2016-10-19 2016-10-19 Triangle generator based on loop oscillation of inverter

Publications (1)

Publication Number Publication Date
CN106374888A true CN106374888A (en) 2017-02-01

Family

ID=57895836

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610909601.3A Withdrawn CN106374888A (en) 2016-10-19 2016-10-19 Triangle generator based on loop oscillation of inverter

Country Status (1)

Country Link
CN (1) CN106374888A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108347242A (en) * 2017-05-15 2018-07-31 上海兆芯集成电路有限公司 Ring oscillator
CN108809081A (en) * 2018-04-26 2018-11-13 周玉芳 A kind of switching circuit based on MEMS sensor
CN111092609A (en) * 2019-12-30 2020-05-01 西北工业大学 RC relaxation oscillator without reference voltage

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108347242A (en) * 2017-05-15 2018-07-31 上海兆芯集成电路有限公司 Ring oscillator
CN108347242B (en) * 2017-05-15 2021-09-24 上海兆芯集成电路有限公司 Ring oscillator
CN108809081A (en) * 2018-04-26 2018-11-13 周玉芳 A kind of switching circuit based on MEMS sensor
CN111092609A (en) * 2019-12-30 2020-05-01 西北工业大学 RC relaxation oscillator without reference voltage
CN111092609B (en) * 2019-12-30 2023-03-21 西北工业大学 RC relaxation oscillator without reference voltage

Similar Documents

Publication Publication Date Title
CN104158399B (en) Single-inductor positive and negative voltage output device
US9853533B2 (en) Circuit arrangement and method for reproducing a current
CN105932873B (en) A kind of charge pump of low-power consumption high output voltage
JPWO2014171190A1 (en) Level shift circuit
CN105991119B (en) Electrification reset circuit
CN104935303B (en) Relaxation oscillator
CN106374888A (en) Triangle generator based on loop oscillation of inverter
CN106655757A (en) Capacitor charge pump
CN103647440A (en) Soft-start circuit and DC-DC circuit including soft-start circuit
CN103677047A (en) LDO (low dropout regulator) quick starting circuit
CN103229415B (en) Switch and programmable gain amplifier for programmable gain amplifier
CN104362606A (en) Electrostatic discharge power source clamping circuit for integrated circuit and control method thereof
Kim et al. Semi-active high-efficient CMOS rectifier for wireless power transmission
CN104283526B (en) Circuit including acceleration components
CN106602532B (en) Current-limiting circuit and its driving method, PMIC protection system and display apparatus protecting system
CN108847830A (en) A kind of digital switch based on MEMS sensor
CN106357241A (en) Square-wave generator based on phase inverter circuit
CN105005346B (en) Negative voltage clamp circuit
CN104143972A (en) Driving circuit and method of transistor
CN106501563A (en) A kind of square wave and three path testing pulse sources of triangular wave
CN107908220A (en) A kind of generating circuit from reference voltage suitable for wide power voltage scope
CN104935154B (en) A kind of boostrap circuit of step-down converter
CN103475338A (en) High-precision low-voltage oscillator
CN203673380U (en) Multi-power-source power supply selection circuit
CN106452374B (en) A kind of power amplifier sequence of power switching protection circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication
WW01 Invention patent application withdrawn after publication

Application publication date: 20170201