CN106331428A - Frequency point adjustment type signal processing system based on self-sensing technology - Google Patents
Frequency point adjustment type signal processing system based on self-sensing technology Download PDFInfo
- Publication number
- CN106331428A CN106331428A CN201610770477.7A CN201610770477A CN106331428A CN 106331428 A CN106331428 A CN 106331428A CN 201610770477 A CN201610770477 A CN 201610770477A CN 106331428 A CN106331428 A CN 106331428A
- Authority
- CN
- China
- Prior art keywords
- pole
- amplifier
- audion
- resistance
- pin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a frequency point adjustment type signal processing system based on self-sensing technology. The system is mainly composed of a processing chip U, an infrared camera WS, a field-effect tube MOS1, a triode VT3, a polar capacitor C8, a differential amplifier circuit, an image signal preprocessing circuit, and an output signal amplifying circuit connected with a PIUT pin of the processing chip U and an emitter of the triode VT3 separately. The system disclosed by the invention can eliminate or inhibit low frequency interference signals in image signals, and the system disclosed by the invention can also amplify the phases and frequency of the image data signals in the image data signals, thereby improving the image signal processing effect of the system disclosed by the invention and effectively ensuring the accuracy of the image data signals received by a satellite positioning system.
Description
Technical field
The present invention relates to a kind of processing system, specifically refer to a kind of adjust based on from the cruising device frequency of cognition technology
Type signal processing system.
Background technology
Vehicle is the vehicles that society is indispensable, and the vehicle grown with each passing day also brings the road become increasingly conspicuous
Block up, Frequent Accidents, energy waste, the problem such as air pollution.Along with the development of the technology such as the Internet, Internet of Things, polynary self-induction
Know arising at the historic moment of technology, its integrated application wisdom sensing, communication network, the technology such as embedded.This is polynary from cognition technology mesh
Before must be widely used in automobile vehicle condition and Traffic Information are carried out complete perception and process, it is achieved people and car, Che Yuyun,
The multidimensional such as car and car are mutual, make vehicle and traffic administration the most intelligent.Wherein, the polynary Cruising device for car from cognition technology is
Current high-end automobile uses most intelligent apparatus, and this intelligent apparatus can pass through the infrared pick-up head road to vehicle heading
Face situation is acquired, and uses after being processed picture signal by image-signal processing system Internet of Things to pass technical transmission
To global position system, global position system then provides automatic cruising by communication network for driver.
But, existing exist at signal based on from the cruising device frequency adjusting type signal processing system of cognition technology
Reason weak effect, the viewdata signal causing global position system to obtain is inaccurate, and causing cruising device can not be well vapour
Car cruises, thus serious have impact on road traffic safety.
Adjusting based on from the cruising device frequency of cognition technology of picture signal treatment effect can be improved therefore it provides a kind of
Integer signal processing system then seems excellent for important.
Summary of the invention
It is an object of the invention to overcome existing based at the cruising device frequency adjusting type signal of cognition technology
There is the defect of signal processing weak effect in reason system, the present invention provides a kind of and adjusts based on from the cruising device frequency of cognition technology
Integer signal processing system.
The present invention is achieved through the following technical solutions: based on from the cruising device frequency adjusting type signal of cognition technology
Processing system, mainly by processing chip U, infrared pick-up head WS, field effect transistor MOS1, audion VT3, positive pole is after resistance R6
Be connected with the drain electrode of field effect transistor MOS1, polar capacitor C6, P pole that negative pole is connected with the SCLK pin of process chip U with
The diode D3 that the grid of field effect transistor MOS1 is connected, N pole is connected with the SCLK pin processing chip U after resistance R7,
Polar capacitor C7, the P pole that positive pole is connected with the source electrode of field effect transistor MOS1, negative pole is connected with the PIN pin of process chip U
Be connected with the SDI pin processing chip U, N pole after resistance R8 with the diode D4 that is connected of SHD pin processing chip U,
Negative pole and process chip U the polar capacitor C8 that SHP pin is connected, positive pole is connected with the base stage of audion VT3, respectively with
Process the picture signal pretreatment circuit that is connected with VC pin and infrared pick-up head WS of PIN pin of chip U, respectively with
Process the output signal amplification circuit that the PIUT pin of chip U is connected with the emitter stage of audion VT3, and be serially connected in output
Differential amplifier circuit composition between signal amplification circuit and the SCLK pin processing chip U；The SDI pipe of described process chip U
Ground connection after foot is also connected with PIN pin, its SHD pin is also connected with SHP pin；The drain electrode of described field effect transistor MOS1 connects
Ground；The colelctor electrode of described audion VT3 is connected with the RST pin processing chip U；The VC pin of described process chip U is with outer
The 12V DC source in portion is connected.
Further, described differential amplifier circuit is by amplifier, and amplifier P4, audion VT7, after negative electrode resistance R16
Be connected with the positive pole of amplifier P3, polar capacitor C13 that positive pole is connected with the SCLK pin of process chip U, negative pole with put
The polarity that the negative pole of big device P3 is connected, positive pole is sequentially connected through resistance R19 outfan with amplifier P3 after resistance R17
Electric capacity C14, P pole negative pole with amplifier P3 after adjustable resistance R20 is connected, N pole is connected with the emitter stage of audion VT7
Diode D9, positive pole P pole with diode D9 after resistance R21 is connected, negative pole after resistance R22 with audion VT7's
The polar capacitor C16 that base stage is connected, one end is connected with the colelctor electrode of audion VT7, the resistance R23 of other end ground connection, just
The polar capacitor C17 that pole is connected with the negative pole of amplifier P4, negative pole base stage with audion VT7 after resistance R24 is connected,
P pole outfan with amplifier P4 after resistance R25 is connected, the output of diode D10, the P pole of N pole ground connection and amplifier P3
The diode D8 that end is connected, N pole outfan with amplifier P4 after resistance R18 is connected, and positive pole and diode D8
The polar capacitor C15 that N pole is connected, negative pole is connected with the positive pole of amplifier P4 composition；The negative pole of described polar capacitor C17
Ground connection；The outfan of described amplifier P4 is also connected with output signal amplification circuit.
Described picture signal pretreatment electricity routing amplifier P1, audion VT1, audion VT2, positive pole is with amplifier P1's
The polar capacitor C2 that positive pole is connected, negative pole is connected with the signal output stage of infrared pick-up head WS, one end and amplifier P1
The resistance R3 that negative pole is connected, the other end is connected with the base stage of audion VT1, positive pole is connected with the negative pole of amplifier P1
Connect, polar capacitor C4 that negative pole is connected with the base stage of audion VT1, negative pole is connected with the negative pole of amplifier P1, positive pole with
Polar capacitor C5, the N pole that the base stage of audion VT2 is connected negative pole with amplifier P1 after resistance R4 is connected, P pole is through electricity
The diode D2 being connected with the base stage of audion VT2 after resistance R5, positive pole is connected with the outfan of amplifier P1, negative pole and three
Polar capacitor C3, the P pole that the emitter stage of pole pipe VT2 is connected positive pole with amplifier P1 after resistance R2 is connected, N pole and pole
The diode D1 that the negative pole of property electric capacity C3 is connected, negative pole is connected with the positive pole of amplifier P1, positive pole is after adjustable resistance R1
The polar capacitor C1 being connected with the N pole of diode D1, and one end is connected with the anelectrode of amplifier P1, the other end and place
The inductance L1 composition that the VC pin of reason chip U is connected；The negative electrode ground connection of described amplifier P1；The collection of described audion VT1
Electrode ground connection, its emitter stage are connected with the N pole of diode D2；The grounded collector of described audion VT2, its emitter stage also with
The PIN pin processing chip U is connected.
Described signal output amplifier, by field effect transistor MOS2, audion VT4, audion VT5, audion VT6, amplifies
Device P2, positive pole emitter stage with audion VT6 after resistance R13 is connected, negative pole after inductance L2 with the positive pole of amplifier P2
Polar capacitor C11, the P pole being connected is connected with the base stage of audion VT6, N pole after resistance R14 with the negative pole of amplifier P2
The diode D7 being connected, positive pole colelctor electrode with audion VT6 after resistance R15 is connected, negative pole is negative with amplifier P2's
Pole be connected after the polar capacitor C12 of ground connection, positive pole emitter stage with audion VT4 after resistance R10 is connected, negative pole with put
The polar capacitor C10 that the outfan of big device P2 is connected, one end is connected with the outfan of amplifier P2, the other end is electric with polarity
Hold adjustable resistance R12, the P pole that is connected of negative pole of the C11 colelctor electrode with audion VT5 after resistance R11 be connected, N pole with
The diode D6 that the negative pole of polar capacitor C11 is connected, negative pole is connected with the source electrode of field effect transistor MOS2, positive pole and audion
Polar capacitor C9, the P pole that the base stage of VT4 is connected is connected with the outfan of amplifier P4, the source of N pole and field effect transistor MOS2
Pole be connected after the diode D5 of ground connection, and one end is connected with the colelctor electrode of audion VT4, the resistance R9 of other end ground connection
Composition；The drain electrode of described field effect transistor MOS2 is connected with the outfan of amplifier P4, the emitter stage of its grid and audion VT5
It is connected；The colelctor electrode of described audion VT5 also emitter stage with audion VT6 is connected, its base stage with process chip U's
POUT pin is connected；The emitter stage of described audion VT6 also emitter stage with audion VT3 is connected；Described audion VT4
Emitter stage be also connected with the N pole of diode D6；Defeated as signal output amplifier of the outfan of described amplifier P2
Go out end.
For the practical effect of the present invention, described process chip U the most preferentially have employed the integrated chip of XRD4460 and comes real
Existing.
The present invention compared with prior art has the following advantages and beneficial effect:
(1) low-frequency interference signal in picture signal can be eliminated or suppress by the present invention, and can be to anti-interference process
After image frequency be amplified, the frequency making image is more steady；And the present invention can also be to the image in viewdata signal
The phase and frequency of data signal is amplified, thus improves the effect that picture signal is processed by the present invention, effectively guarantees
The accuracy of the viewdata signal that global position system receives, makes the cruising device well cruise for automobile, from
And ensure that road traffic safety.
(2) resistance to pressure of the frequency of picture signal and dynamic range can be adjusted by the present invention, and can be believed by electric current
Number middle zero migration control within 0.5nA, make the quiescent point of signal keep stable, thus improve the present invention couple
The effect that picture signal processes.
(3) the process chip U of the present invention the most preferentially uses the integrated chip of the XRD4460 that knows clearly to realize, and this chip is with peripheral
Circuit combines, and can effectively improve stability and the reliability of the present invention.
Accompanying drawing explanation
Fig. 1 is the overall structure schematic diagram of the present invention.
Fig. 2 is the electrical block diagram of the differential amplifier circuit of the present invention.
Detailed description of the invention
Below in conjunction with embodiment, the present invention is described in further detail, but embodiments of the present invention are not limited to this.
As it is shown in figure 1, the present invention is mainly by processing chip U, infrared pick-up head WS, field effect transistor MOS1, audion
VT3, resistance R6, resistance R7, resistance R8, polar capacitor C6, polar capacitor C7, polar capacitor C8, diode D3, diode D4,
Differential amplifier circuit, picture signal pretreatment circuit, and output signal amplification circuit composition.
During connection, the drain electrode with field effect transistor MOS1 after resistance R6 of the positive pole of polar capacitor C6 is connected, negative pole and place
The SCLK pin of reason chip U is connected.The P pole of diode D3 is connected with the grid of field effect transistor MOS1, and N pole is after resistance R7
It is connected with the SCLK pin processing chip U.The positive pole of polar capacitor C7 is connected with the source electrode of field effect transistor MOS1, negative pole with
The PIN pin processing chip U is connected.
Meanwhile, the P pole of diode D4 with process chip U SDI pin be connected, N pole after resistance R8 with process chip U
SHD pin be connected.The negative pole of polar capacitor C8 is connected with the SHP pin processing chip U, and positive pole is with audion VT3's
Base stage is connected.Picture signal pretreatment circuit respectively with process the PIN pin of chip U and VC pin and infrared pick-up head
WS is connected.Output signal amplification circuit is connected with the PIUT pin of process chip U and the emitter stage of audion VT3 respectively.
Differential amplifier circuit is serially connected between output signal amplification circuit and the SCLK pin processing chip U.
After the SDI pin of described process chip U is also connected with PIN pin, its SHD pin is also connected with SHP pin
Ground connection；The grounded drain of described field effect transistor MOS1；The colelctor electrode of described audion VT3 is connected with the RST pin processing chip U
Connect；The VC pin of described process chip U is connected with outside 12V DC source.
During enforcement, for the practical effect of the present invention, it is integrated that described process chip U the most preferentially have employed XRD4460
Chip realizes, and the integrated chip of this XRD4460 is image signal processing chip.Described infrared pick-up head WS the most preferentially uses
The STM-798 infrared pick-up head that Saite is beautiful realizes.Meanwhile, described field effect transistor MOS1, audion VT3, resistance R6,
Resistance R7, resistance R8, polar capacitor C6, polar capacitor C7, polar capacitor C8, diode D3 and diode D4 then define demagnetization
Circuit, this circuit can eliminate processing electromagnetic interference signal peripheral for chip U or suppress, make process chip U to image
The process chip U accuracy to signal processing will not be effectively raised by extraneous electromagnetic interference when signal processes.
The outfan of described output signal amplification circuit then passes through the wireless signal transmitter of data wire and cruising device when implementing
Signal input part be connected.
Further, described picture signal pretreatment electricity routing amplifier P1, audion VT1, audion VT2, adjustable electric
Resistance R1, resistance R2, resistance R3, resistance R4, resistance R5, polar capacitor C1, polar capacitor C2, polar capacitor C3, polar capacitor C4,
Polar capacitor C5, diode D1, and diode D2 form.
During connection, the positive pole of polar capacitor C2 is connected with the positive pole of amplifier P1, and negative pole is with infrared pick-up head WS's
Signal output stage is connected.One end of resistance R3 is connected with the negative pole of amplifier P1, the base stage phase of the other end and audion VT1
Connect.The positive pole of polar capacitor C4 is connected with the negative pole of amplifier P1, and negative pole is connected with the base stage of audion VT1.Polarity
The negative pole of electric capacity C5 is connected with the negative pole of amplifier P1, and positive pole is connected with the base stage of audion VT2.The N pole of diode D2
After resistance R4, the negative pole with amplifier P1 is connected, and P pole base stage with audion VT2 after resistance R5 is connected.
Meanwhile, the positive pole of polar capacitor C3 is connected with the outfan of amplifier P1, negative pole and the emitter stage of audion VT2
It is connected.The P pole of diode D1 positive pole with amplifier P1 after resistance R2 is connected, the negative pole phase of N pole and polar capacitor C3
Connect.The negative pole of polar capacitor C1 is connected with the positive pole of amplifier P1, positive pole after adjustable resistance R1 with the N pole of diode D1
It is connected.One end of inductance L1 is connected with the anelectrode of amplifier P1, and the other end is connected with the VC pin processing chip U.
The negative electrode ground connection of described amplifier P1；The grounded collector of described audion VT1, its emitter stage and diode D2
N pole be connected；The grounded collector of described audion VT2, its emitter stage is also connected with the PIN pin processing chip U.
Further, described signal output amplifier by field effect transistor MOS2, audion VT4, audion VT5, three
Pole pipe VT6, amplifier P2, resistance R9, resistance R10, resistance R11, adjustable resistance R12, resistance R13, resistance R14, resistance R15,
Polar capacitor C9, polar capacitor C10, polar capacitor C11, polar capacitor C12, diode D5, diode D6, diode D7, with
And inductance L2 composition.
During connection, the positive pole of polar capacitor C11 emitter stage with audion VT6 after resistance R13 is connected, and negative pole is through electricity
It is connected with the positive pole of amplifier P2 after sense L2.The P pole of diode D7 is connected with the base stage of audion VT6, and N pole is through resistance
After R14, the negative pole with amplifier P2 is connected.The positive pole of polar capacitor C12 after resistance R15 with the colelctor electrode phase of audion VT6
Connect, negative pole be connected with the negative pole of amplifier P2 after ground connection.The positive pole of polar capacitor C10 after resistance R10 with audion VT4
Emitter stage be connected, negative pole is connected with the outfan of amplifier P2.
Meanwhile, one end of adjustable resistance R12 is connected with the outfan of amplifier P2, and the other end is with polar capacitor C11's
Negative pole is connected.The P pole of diode D6 colelctor electrode with audion VT5 after resistance R11 is connected, N pole and polar capacitor C11
Negative pole be connected.The negative pole of polar capacitor C9 is connected with the source electrode of field effect transistor MOS2, positive pole and the base stage of audion VT4
It is connected.The P pole of diode D5 is connected with the outfan of amplifier P4, after N pole is connected with the source electrode of field effect transistor MOS2
Ground connection.One end of resistance R9 is connected with the colelctor electrode of audion VT4, other end ground connection.
The drain electrode of described field effect transistor MOS2 is connected with the outfan of amplifier P4, and its grid is sent out with audion VT5's
Emitter-base bandgap grading is connected；The colelctor electrode of described audion VT5 also emitter stage with audion VT6 is connected, its base stage with process chip U
POUT pin be connected；The emitter stage of described audion VT6 also emitter stage with audion VT3 is connected；Described audion
The emitter stage of VT4 is also connected with the N pole of diode D6；The outfan of described amplifier P2 is as signal output amplifier
Outfan is also then connected by the signal input part of data wire with the wireless signal transmitter of cruising device.
As in figure 2 it is shown, described differential amplifier circuit is by amplifier, amplifier P4, audion VT7, resistance R16, resistance
R17, resistance R18, resistance R19, adjustable resistance R20, resistance R21, resistance R22, resistance R23, resistance R24, resistance R25, polarity
Electric capacity C13, polar capacitor C14, polar capacitor C15, polar capacitor C16, polar capacitor C17, diode D8, diode 9, and
Diode D10 forms.
During connection, it is connected with the positive pole of amplifier P3 after the negative electrode resistance R16 of polar capacitor C13, positive pole and process
The SCLK pin of chip U is connected.The negative pole of polar capacitor C14 is connected with the negative pole of amplifier P3, and positive pole is sequentially through resistance
After R19 and resistance R17, the outfan with amplifier P3 is connected.The P pole of diode D9 after adjustable resistance R20 with amplifier P3
Negative pole be connected, N pole is connected with the emitter stage of audion VT7.
Wherein, the positive pole of polar capacitor C16 P pole with diode D9 after resistance R21 is connected, and negative pole is through resistance R22
Base stage with audion VT7 is connected afterwards.One end of resistance R23 is connected with the colelctor electrode of audion VT7, other end ground connection.
The positive pole of polar capacitor C17 is connected with the negative pole of amplifier P4, and negative pole base stage with audion VT7 after resistance R24 is connected
Connect.The P pole of diode D10 outfan with amplifier P4 after resistance R25 is connected, N pole ground connection.
Meanwhile, the P pole of diode D8 is connected with the outfan of amplifier P3, N pole after resistance R18 with amplifier P4's
Outfan is connected.The positive pole of polar capacitor C15 is connected with the N pole of diode D8, and negative pole is connected with the positive pole of amplifier P4
Connect.The minus earth of described polar capacitor C17；The outfan of described amplifier P4 is also connected with output signal amplification circuit.
During operation, the polar capacitor C1 in the picture signal pretreatment circuit of this image-signal processing system, polar capacitor
Low-frequency interference signal in picture signal can be carried out by the filter circuit that C2, adjustable resistance R1, resistance R2 and diode D1 are formed
Eliminate or suppression；Filtered image is then believed by the three fortune amplifying circuits that amplifier P1, audion VT1 and audion VT2 are formed
Number image frequency be amplified, the frequency making image is more steady.Meanwhile, the signal output of this image-signal processing system is amplified
The low frequency that audion VT4, polar capacitor C9, polar capacitor C10, diode D6 and audion VT5 in circuit is formed amplifies electricity
Road, the low-frequency amplifier circuit that amplifier P2, polar capacitor C11, audion VT6 and polar capacitor C12 are formed, low frequency amplifies electricity
Road and low-frequency amplifier circuit together form signal output amplifier, and this signal output amplifier can be to viewdata signal
In the phase and frequency of viewdata signal be amplified, thus improve the effect that picture signal is processed by the present invention, have
The accuracy that ensure that viewdata signal that global position system receives of effect, makes cruising device well to carry out for automobile
Cruise, ensures that road traffic safety.
Meanwhile, the present invention is provided with differential amplification between output signal amplification circuit and the SCLK pin processing chip U
Circuit, the tune resistance R20 in this differential amplifier circuit is the emitter resistance of audion VT7, or claims emitter resistance, adjustable resistance
R20 effect is stable quiescent point, does drift and further faces upward system, and can the middle zero migration of current signal be controlled
Within 0.5nA, the quiescent point of signal is made to keep stable.Audion VT7 commonly uses the great amplifier of equivalent internal resistance and carrys out generation
Replace, in order to more effectively improve the effect of suppression drift.Polar capacitor C14 is used for compensating the direct current pressure at adjustable resistance R20 two ends
Fall, and the scope of output current signal can be expanded, the resting potential making two base stages is zero.Meanwhile, amplifier P3 and amplifier P4
Defining second order amplifier, the resistance to pressure of the frequency of picture signal and dynamic range can be adjusted by this second order amplifier, make
The frequency of picture signal is more stable, thus this this differential amplifier circuit can effectively improve the effect that picture signal is processed by the present invention
Really.
Meanwhile, the process chip U of the present invention the most preferentially uses the integrated chip of the XRD4460 that knows clearly to realize, and this chip is with outer
Enclose circuit to combine, can effectively improve stability and the reliability of the present invention.
As it has been described above, the present invention just can well be realized.
Claims (5)
1. based on from the cruising device of cognition technology frequency adjusting type signal processing system, mainly by processing chip U, infrared ray
Photographic head WS, field effect transistor MOS1, audion VT3, positive pole drain electrode with field effect transistor MOS1 after resistance R6 is connected, negative pole
Be connected with the grid of field effect transistor MOS1 with polar capacitor C6, the P pole that is connected of SCLK pin processing chip U, N pole is through electricity
The diode D3 being connected with the SCLK pin processing chip U after resistance R7, positive pole is connected with the source electrode of field effect transistor MOS1, bears
Polar capacitor C7, the P pole that pole is connected with the PIN pin processing chip U is connected with the SDI pin processing chip U, N pole warp
With the diode D4 that is connected of SHD pin processing chip U after resistance R8, negative pole is connected with the SHP pin of process chip U,
The polar capacitor C8 that positive pole is connected with the base stage of audion VT3, respectively with process the PIN pin of chip U and VC pin and
The picture signal pretreatment circuit that infrared pick-up head WS is connected, respectively with PIUT pin and the audion VT3 processing chip U
The output signal amplification circuit that is connected of emitter stage, and be serially connected in output signal amplification circuit and the SCLK processing chip U
Differential amplifier circuit composition between pin；The SDI pin of described process chip U is also connected with PIN pin, its SHD pin
Ground connection after being also connected with SHP pin；The grounded drain of described field effect transistor MOS1；The colelctor electrode of described audion VT3 and place
The RST pin of reason chip U is connected；The VC pin of described process chip U is connected with outside 12V DC source.
The most according to claim 1 based on from the cruising device frequency adjusting type signal processing system of cognition technology, its
Being characterised by, described differential amplifier circuit is by amplifier, and amplifier P4, audion VT7, with amplifier after negative electrode resistance R16
The polar capacitor C13 that the positive pole of P3 is connected, positive pole is connected with the SCLK pin of process chip U, negative pole is with amplifier P3's
The polar capacitor C14 that negative pole is connected, positive pole is sequentially connected through resistance R19 outfan with amplifier P3 after resistance R17,
P pole diode that negative pole is connected, N pole is connected with the emitter stage of audion VT7 with amplifier P3 after adjustable resistance R20
D9, positive pole P pole with diode D9 after resistance R21 is connected, negative pole base stage with audion VT7 after resistance R22 is connected
The polar capacitor C16 connect, one end is connected with the colelctor electrode of audion VT7, the resistance R23 of other end ground connection, positive pole and amplification
Polar capacitor C17, the P pole that the negative pole of device P4 is connected, negative pole base stage with audion VT7 after resistance R24 is connected is through electricity
Be connected with the outfan of amplifier P4 after resistance R25, diode D10, the P pole of N pole ground connection is connected with the outfan of amplifier P3
Connect, diode D8 that N pole outfan with amplifier P4 after resistance R18 is connected, and the N pole phase of positive pole and diode D8
The polar capacitor C15 composition that connection, negative pole are connected with the positive pole of amplifier P4；The minus earth of described polar capacitor C17；Institute
The outfan stating amplifier P4 is also connected with output signal amplification circuit.
The most according to claim 2 based on from the cruising device frequency adjusting type signal processing system of cognition technology, its
It is characterised by, described picture signal pretreatment electricity routing amplifier P1, audion VT1, audion VT2, positive pole and amplifier P1
The polar capacitor C2 that positive pole is connected, negative pole is connected with the signal output stage of infrared pick-up head WS, one end and amplifier
The resistance R3 that the negative pole of P1 is connected, the other end is connected with the base stage of audion VT1, positive pole is connected with the negative pole of amplifier P1
Connect, polar capacitor C4 that negative pole is connected with the base stage of audion VT1, negative pole is connected with the negative pole of amplifier P1, positive pole with
Polar capacitor C5, the N pole that the base stage of audion VT2 is connected negative pole with amplifier P1 after resistance R4 is connected, P pole is through electricity
The diode D2 being connected with the base stage of audion VT2 after resistance R5, positive pole is connected with the outfan of amplifier P1, negative pole and three
Polar capacitor C3, the P pole that the emitter stage of pole pipe VT2 is connected positive pole with amplifier P1 after resistance R2 is connected, N pole and pole
The diode D1 that the negative pole of property electric capacity C3 is connected, negative pole is connected with the positive pole of amplifier P1, positive pole is after adjustable resistance R1
The polar capacitor C1 being connected with the N pole of diode D1, and one end is connected with the anelectrode of amplifier P1, the other end and place
The inductance L1 composition that the VC pin of reason chip U is connected；The negative electrode ground connection of described amplifier P1；The collection of described audion VT1
Electrode ground connection, its emitter stage are connected with the N pole of diode D2；The grounded collector of described audion VT2, its emitter stage also with
The PIN pin processing chip U is connected.
The most according to claim 3 based on from the cruising device frequency adjusting type signal processing system of cognition technology, its
Being characterised by, described signal output amplifier, by field effect transistor MOS2, audion VT4, audion VT5, audion VT6, is put
Big device P2, positive pole emitter stage with audion VT6 after resistance R13 is connected, negative pole after inductance L2 with amplifier P2 just
Polar capacitor C11, the P pole that pole is connected is connected with the base stage of audion VT6, N pole negative with amplifier P2 after resistance R14
The diode D7 that pole is connected, positive pole colelctor electrode with audion VT6 after resistance R15 is connected, negative pole is with amplifier P2's
Negative pole be connected after the polar capacitor C12 of ground connection, positive pole emitter stage with audion VT4 after resistance R10 is connected, negative pole with
The polar capacitor C10 that the outfan of amplifier P2 is connected, one end is connected with the outfan of amplifier P2, the other end and polarity
Adjustable resistance R12, the P pole that the negative pole of electric capacity C11 is connected colelctor electrode with audion VT5 after resistance R11 is connected, N pole
The diode D6 being connected with the negative pole of polar capacitor C11, negative pole is connected with the source electrode of field effect transistor MOS2, positive pole and three poles
Polar capacitor C9, the P pole that the base stage of pipe VT4 is connected is connected with the outfan of amplifier P4, N pole and field effect transistor MOS2
Source electrode be connected after the diode D5 of ground connection, and one end is connected with the colelctor electrode of audion VT4, the resistance of other end ground connection
R9 forms；The drain electrode of described field effect transistor MOS2 is connected with the outfan of amplifier P4, the transmitting of its grid and audion VT5
Pole is connected；The colelctor electrode of described audion VT5 also emitter stage with audion VT6 is connected, its base stage with process chip U's
POUT pin is connected；The emitter stage of described audion VT6 also emitter stage with audion VT3 is connected；Described audion VT4
Emitter stage be also connected with the N pole of diode D6；Defeated as signal output amplifier of the outfan of described amplifier P2
Go out end.
The most according to claim 4 based on from the cruising device frequency adjusting type signal processing system of cognition technology, its
Being characterised by, described process chip U is the integrated chip of XRD4460.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610770477.7A CN106331428A (en) | 2016-08-30 | 2016-08-30 | Frequency point adjustment type signal processing system based on self-sensing technology |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610770477.7A CN106331428A (en) | 2016-08-30 | 2016-08-30 | Frequency point adjustment type signal processing system based on self-sensing technology |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106331428A true CN106331428A (en) | 2017-01-11 |
Family
ID=57788264
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610770477.7A Withdrawn CN106331428A (en) | 2016-08-30 | 2016-08-30 | Frequency point adjustment type signal processing system based on self-sensing technology |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106331428A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108259704A (en) * | 2018-03-23 | 2018-07-06 | 深圳市豪恩汽车电子装备股份有限公司 | vehicle-mounted camera video output circuit |
-
2016
- 2016-08-30 CN CN201610770477.7A patent/CN106331428A/en not_active Withdrawn
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108259704A (en) * | 2018-03-23 | 2018-07-06 | 深圳市豪恩汽车电子装备股份有限公司 | vehicle-mounted camera video output circuit |
| CN108259704B (en) * | 2018-03-23 | 2024-04-30 | 深圳市豪恩汽车电子装备股份有限公司 | Video output circuit of vehicle-mounted camera |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105979655A (en) | Low-pass filter circuit-based signal processing system for optical control LED | |
| CN105872313A (en) | High-definition image signal processing system | |
| CN106331428A (en) | Frequency point adjustment type signal processing system based on self-sensing technology | |
| CN106131377A (en) | Based on the polynary cruising device high performance signal processing system from cognition technology | |
| CN106372589A (en) | Synchronous-adjusting signal processing system for cruise device based on self-sensing technology | |
| CN106375634A (en) | Multi-circuit adjusting type signal processing system for cruising device based on self-sensing technology | |
| CN205754253U (en) | A kind of mixing tuner-type signal processing system based on signal frequency correcting circuit | |
| CN106341100A (en) | Self-sensing technology based high pass filtering type signal processing system for cruising device | |
| CN106375633A (en) | Image signal processing system used for cruising device based on multi-self-sensing technology | |
| CN105915759A (en) | Image signal processing system based on signal synchronization demodulation circuit | |
| CN105872412A (en) | Constant-current high-definition image signal processing system based on electromagnetic noise reducing circuit | |
| CN205792474U (en) | A kind of frequency gain formula signal processing system based on differential amplifier circuit | |
| CN105897192A (en) | Dynamic audio signal frequency gain type audio signal processing system | |
| CN205792469U (en) | A kind of audio signal dynamic frequency gain formula audio signal processing | |
| CN106200486A (en) | Wireless signal processing system based on Internet of things | |
| CN106301414A (en) | Sampling maintenance wireless signal processing system based on Internet of Things | |
| CN105847634A (en) | Signal buffering circuit-based high-definition image signal processing system | |
| CN106301404A (en) | A kind of low noise ANTENNAUDIO emission system based on linear amplifier circuit | |
| CN106210984A (en) | A kind of audio signal processing based on signal level regulation circuit | |
| CN106026958A (en) | Frequency-gain type signal processing system based on differential amplifying circuit | |
| CN106452066A (en) | High-stability type driving power supply for cruise system based on multielement self-sensing technology | |
| CN106253857A (en) | Blowdown net monitoring device Bandwidth adjustment type signal processing systems based on big data | |
| CN104766378A (en) | Self-gain control second-order filter ETC sensing system | |
| CN106060718A (en) | Audio signal processing system based on frequency error correction circuit | |
| CN205750816U (en) | A kind of face identification system signal processing system based on differential amplifier circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WW01 | Invention patent application withdrawn after publication |
Application publication date: 20170111 |
|
| WW01 | Invention patent application withdrawn after publication |