CN106154648A - Display floater - Google Patents
Display floater Download PDFInfo
- Publication number
- CN106154648A CN106154648A CN201510130414.0A CN201510130414A CN106154648A CN 106154648 A CN106154648 A CN 106154648A CN 201510130414 A CN201510130414 A CN 201510130414A CN 106154648 A CN106154648 A CN 106154648A
- Authority
- CN
- China
- Prior art keywords
- scan line
- area
- display floater
- data wire
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
The embodiment of the present invention provides a kind of display floater, and it includes first substrate, second substrate, scan line, channel layer, data wire and spacer.Second substrate is combined with first substrate.Scan line is positioned on first substrate.Channel layer is configured in scan line.Data line bit is on channel layer, and data wire has the overlapping region that at least one is overlapping with channel layer and scan line, and data wire has the first area overlapping with scan line and second area.Spacer between data wire and second substrate, spacer partially corresponding to overlapping region and partially corresponding to first area and second area at least one.
Description
Technical field
The invention relates to the structure of a kind of display floater, and particularly relate to a kind of there is spacer
Display floater.
Background technology
The most common Thin Film Transistor-LCD (Thin film transistor liquid crystal
Display, TFT-LCD) include active component array base board, colored filter and backlight module.Actively
Component array baseplate is to be arranged on substrate by thin film transistor (TFT), and thin film transistor (TFT) is in order to control sub-picture
The voltage of element (sub-pixel), thereby adjustable liquid crystal display molecule deflection angle, further through polaroid
The GTG of determiner pixel.The light sent by back light member or self-emission device is through sub-pixel
GTG collocation is enameled optical filter, thus constitutes image frame.
Due to the improvement of touch technology, the most mouses known with touch-control replacement control dress with keyboard etc.
Put the cursor that manipulates on display floater with graphic etc., and when user uses display floater, can touch
Touching the surface of display floater, now the substrate of display floater is easily pressed down because of stress.Typically
For, in display floater in order to layout upper and lower base plate spacer as well as press under substrate and modification or
Offset slide, but, it is abnormal that the skew of spacer easily causes liquid crystal deflection, thus causes display surface
The image display of plate is abnormal.
Summary of the invention
The embodiment of the present invention provides a kind of display floater, and the active cell array layer that it is formed can improve
The situation that spacer offsets because of stress.
A kind of display floater that a present invention wherein embodiment is provided, it include first substrate, second
Substrate, scan line, channel layer, data wire and spacer.Scan line is positioned on first substrate.Ditch
Channel layer is configured in scan line.Data line bit is crisscross arranged on first substrate and with described scan line,
Described data wire has the overlapping region that at least one is overlapping with described scan line, wherein said data
Line also has a first area overlapping with described channel layer in described overlapping region, and described
First area is formed with via clearance and is positioned on data wire, and spacer is partially corresponding to the firstth district
Territory and partially corresponding to the described overlapping region outside described first area.
A kind of display floater that the other embodiment of the present invention is provided, it includes first substrate, scanning
Line, channel layer, data wire and pixel electrode.Scan line is positioned on first substrate and has the first side
Limit and second side.Channel layer is configured in scan line.Pixel electrode is positioned on first substrate.Data
Line is positioned on first substrate and is crisscross arranged with scan line, and data wire has at least one and scan line weight
Folded overlapping region, wherein data wire also has one overlapping with channel layer first in overlapping region
Region, and first area is formed with through hole.Wherein, have first between first side and the 5th side
Beeline, has the second beeline, wherein the first beeline between second side and six sides
More than the second beeline.
In sum, display floater its spacer PS that the embodiment of the present invention is provided is the most corresponding
In first area and partially corresponding at least one of second area and the 3rd region.Further
For, in the range of corresponding overlapping region, data wire is stacked on channel layer and scan line, and
Spacer partly corresponds on data wire, channel layer and scan line.Due to active cell array
The layer section of being formed difference structure, when the second substrate of user touching display floater, second substrate stress
And press down so that spacer is conflicted on data wire.Owing to the spacer of part is corresponding
In first area, and the spacer of another part is corresponding to second area or the 3rd region, thus gap
Son contacts at the section difference structure of the active cell array layer with the first height and the second height accordingly.
Therefore, when spacer is partially corresponding to first area and partially corresponding to second area or the 3rd district
During territory, by the section difference structure of active cell array layer, rubbed when increasing spacer by external force
Power, so that spacer is less susceptible to skew, reduces the liquid crystal caused because of spacer skew inclined further
Turn abnormal.
Additionally, the pixel electrode that can be electrically connected with further away from it of channel layer and relatively it is the most electric
Property connect pixel electrode, the allocation position of pixel electrode can the most overlapping with channel layer and covering
First side in scan line.In this, the protuberance that can avoid pixel electrode may be in manufacturing process
The easy situation the most overlapping with data wire because of skew, improves formation or the parasitism of back of the body raceway groove further
The situation of the increase of electric capacity.
It addition, scan line can have the first inner fovea part, in this, it is formed with the scanning of the first inner fovea part
Line can reduce the area overlapping with data wire, thus reduce be present in scan line and data wire overlapping it
The increase situation of parasitic capacitance.Additionally, when preparing data wire step on channel layer and scan line,
Owing to the gradient of the scan line of the first inner fovea part is more slow, compared to the scanning being formed without the first inner fovea part
For line, data wire is easier to be produced on the scan line being formed with the first inner fovea part.
What deserves to be explained is, in other embodiments, scan line can also have the second inner fovea part, the
Two inner fovea parts and the first inner fovea part are oppositely arranged and are all arranged at the staggered place of scan line and data wire, from
And data wire is easier to be produced in the scan line being formed with the first inner fovea part and the second inner fovea part, and
More preferably reduce the parasitic capacitance being present in scan line with data wire overlapping.
It is further understood that inventive feature and technology contents for enabling, refers to below in connection with this
Bright detailed description and accompanying drawing, but institute's accompanying drawings only provides reference and explanation use, is not used for this
The invention person of being any limitation as.
Accompanying drawing explanation
Fig. 1 is the generalized section of the display floater of one embodiment of the invention.
Fig. 2 be one embodiment of the invention the diagrammatic top schematic diagram of first substrate.
Fig. 3 is the partial structurtes schematic diagram of the active cell array layer of one embodiment of the invention.
Fig. 4 A is the generalized section depicted in M-M ' section along the line in Fig. 3.
Fig. 4 B is the use state generalized section in Fig. 4 A.
Fig. 4 C is the use state generalized section depicted in N-N ' section along the line in Fig. 3.
Fig. 5 is the partial schematic schematic top plan view of the display floater of another embodiment of the present invention.
Fig. 6 is the partial schematic schematic top plan view of the display floater of another embodiment of the present invention.
Fig. 7 is the partial schematic schematic top plan view of the display floater of another embodiment of the present invention.
[the symbol simple declaration of figure]:
100 display floater 110 scan lines
120 channel layer 130 data wires
131 drain electrode 140 protective layers
B1 first substrate B2 second substrate
CFa light shield layer CFb colored filter
LQ liquid crystal layer CF chromatic filter layer
T1 active cell array layer PI alignment film
PS spacer V1, V2 through hole
Detailed description of the invention
Some exemplary embodiments are shown in alterations, and below will be refering to alterations with more
Various exemplary embodiments is described fully.What deserves to be explained is, concept of the present invention may with many not
Embody with form, and should not be construed as limited by exemplary embodiments set forth herein.Definite and
Speech, it is provided that these exemplary embodiments make the present invention will be for detailed and complete, and will be to being familiar with this
Operator fully passes on the category of concept of the present invention.Each graphic in so that depicted is each
Layer and each region can be explicit, and can lavish praise on oneself the ratio of its relative size, and similar numeral begins
Instruction like eventually.
Fig. 1 is the generalized section of the display floater of one embodiment of the invention.In the present embodiment, aobvious
Show that panel 100 is a liquid crystal panel.Display floater 100 include first substrate B1, second substrate B2,
Chromatic filter layer CF, liquid crystal layer LQ, active cell array layer T1 and spacer PS.First substrate
B1 is combined with second substrate B2, and liquid crystal layer LQ and active cell array layer T1 and spacer PS
Between first substrate B1 and second substrate B2.In general, active cell array layer T1 joins
It is placed on first substrate B1, to form an active component array base board.Chromatic filter layer CF is permissible
It is configured on second substrate B2 and includes light shield layer CFa and the colored filter of multi-disc shades of colour
CFb.Liquid crystal layer LQ is configured at the gap between first substrate B1 and second substrate B2, in order to change
Become the direction of incident illumination.Additionally, display floater 100 can also include alignment film PI.Alignment film PI
It is located substantially between liquid crystal layer LQ and active cell array layer T1 and is folded in outside liquid crystal layer LQ
Side, controls liquid crystal direction of rotation through active cell array layer T1 and alignment film PI.
Fig. 2 is the diagrammatic top schematic diagram of the first substrate of one embodiment of the invention.Fig. 3 is the present invention
The partial structurtes schematic diagram of the active cell array layer of one embodiment.Refer to Fig. 2 and Fig. 3, data
Line driver element U1 be configured at active component array base board wherein on one side, and scanning line driving unit
U2 is configured at other one side of active component array base board.In the present embodiment, active cell array
Layer T1 includes scan line 110, channel layer 120 and data wire 130.Scan line 110 is positioned at the first base
B1 on plate, channel layer 120 is configured in scan line 110, and data wire 130 is positioned at first substrate
It is crisscross arranged on upper B1 and with scan line 110, and is positioned on channel layer 120.In practice, a plurality of
Scan line 110 extends with the direction of row and it is parallel to each other, and a plurality of data lines 130 is prolonged with line direction
Stretch and it is the most substantial parallel.Wherein, these scan lines 110 are interlaced with each other with data wire 130 folded
Putting and define a plurality of sub-pixel unit FN, N is more than 1, e.g. F1, F2 etc..
Channel layer 120 is semi-conductor layer, and its material is selected from by polysilicon layer, metal-oxide half
One of them of the group that conductor layer and amorphous silicon layer are formed.In the present embodiment, channel layer 120
Material can be selected from indium gallium zinc (Indium-Gallium-Zinc Oxide, IGZO), oxygen
Change zinc (Zinc oxide, ZnO), stannum oxide (Stannous oxide, SnO), indium zinc oxide (Indium-Zinc
Oxide, IZO), gallium oxide zinc (Gallium-Zinc Oxide, GaZnO), zinc-tin oxide (Zinc-Tin
Oxide, ZTO), tin indium oxide (Indium-Tin Oxide, ITO) and the group that formed of mixing thereof it
In one of which.In the present embodiment, the material of channel layer 120 is indium gallium zinc.But,
This is not any limitation as by the present invention.Specifically, channel layer 120 can be through magnetic control sputtering plating method
(magnetron sputtering), Metalorganic Chemical Vapor Deposition (metal organic
Chemical-vapor deposition, MOCVD) or pulsed laser vapour deposition method (pulsed laser
Deposition, PLD) and make.
Protective layer 140 is configured on channel layer 120, and in order to the etch-stop as channel layer 120
Layer (etch stop layer, ESL) is to avoid follow-up channel layer 120 to be damaged during subsequent technique
And cause electric characteristic abnormality.The material of protective layer 140 is silicon oxide (SiOx) etc..Protective layer 140 is permissible
Pattern protective layer 140 to form through hole V1 and logical at protective layer 140 through lithography technique
Hole V2, data wire 130 is overlapped on protective layer 140 and can be formed and channel layer by through hole V1
The source electrode of 120 contacts.In time forming data wire with source electrode, can be by same process or same
One technique forms the drain electrode 131 contacted with channel layer 120, and described leakage at through hole V2 inwall
Pole electrode 131 is to insulate with data wire 130 and source electrode to arrange.
Spacer PS (Spacer) is positioned at data wire 130 and the second substrate of active cell array layer T1
Between B2, it is beneficial to maintain the gap (Cell gap) between first substrate B1 and second substrate B2.
In the present embodiment, spacer PS is formed on chromatic filter layer CF and towards active cell array layer
The direction of T1 extends.Generally, spacer PS interlocks with data wire 130 corresponding to scan line 110
Part, and rough it is contacted with the alignment film PI being positioned at above data wire 130.Specifically, spacer
PS can be designed to spherical, many edge-corner columns shape, pyramidal, Multilayer stack shape coniform, polygon or
It it is separator plate like etc..What deserves to be explained is, spacer PS can be assorted or transparent photoresist,
Macromolecular material or silica material, with lithography process, sputter (Sputtering process), chemistry gas
The modes such as phase sedimentation (Chemical Vapor Deposition, CVD) or sprinkling (Spray) are formed.
But, the design and craft condition of spacer PS is not limited by the present invention.
Specifically, scan line 110 has first side S1 and second side S2, data wire 130
There is the 3rd side S3 and four side S4.From overlooking visual angle from spacer PS toward first substrate B1
It is seen in direction, and data wire 130 is positioned at fold staggered with scan line 110 on scan line 110 and sets,
Some of data wires 130 are positioned at channel layer 120 and the surface of scan line 110.Therefore, number
According to line 130 there is at least one overlapping region AA overlapping with scan line 110, wherein data wire in
Overlapping region AA also has the first area A1 overlapping with channel layer 130.Overlapping region AA
It is by first side S1, second side S2, the 3rd side S3 and the enclosed structure of four side S4
Become, and first area A1 has the 5th side S5 and the 6th side S6 and first area A1 is
Formed by the 3rd side S1, four side S4, the 5th side S5 and the 6th the enclosed structure of side S6.
Wherein, the 5th side S5 be first area A1 relatively adjacent to the side of first side S1, the 6th side
S6 is that overlapping region AA is relatively adjacent to the side of second side S2.Substantially, the 5th side S5 with
6th side S6 is all parallel to the bearing of trend of scan line 110.
It is seen from spacer PS toward first substrate B1 direction, the additionally number of some from overlooking visual angle
It is only located on scan line 110 the most overlapping with channel layer 120 according to line 130, therefore the firstth district
Overlapping region AA outside the A1 of territory also comprises second area A2 and the 3rd region A3,.Wherein,
Two region A2 are by first side S1, the 3rd side S3, four side S4 and the 5th side S5 institute
Constitute, and the 3rd region A3 is by second side S2, the 3rd side S3, four side S4 and the 6th
Side S6 is constituted.What deserves to be explained is, spacer PS partially corresponding to first area A1 and
Partially corresponding to the overlapping region AA, e.g. second area A outside the A1 of first area or the
Three region A3 at least one.
Fig. 4 A is the generalized section depicted in M-M ' section along the line in Fig. 3.Fig. 4 B is Fig. 4 A
In use state generalized section.Fig. 4 C is that in Fig. 3, the section depicted in N-N ' section along the line shows
It is intended to.Refer to Fig. 4 A to Fig. 4 C and coordinate comparison Fig. 3, in the present embodiment, spacer PS
Partially corresponding to first area A1 and partially corresponding to the 3rd region A3.Furthermore, it is understood that
In the range of corresponding first area A1, data wire 130 is stacked at channel layer 120 and scan line 110
On, and spacer PS partly corresponds to data wire 130, channel layer 120 and scan line 110
On, phase between the second surface E2 and the first surface E1 of first substrate B1 of data wire 130
Away from there being the first height H1.In the range of corresponding 3rd region A3, data wire 130 is the most folded
Being located on scan line 110, spacer PS partly corresponds to the data wire 130 outside channel layer 120
And on scan line 110, first table of the second surface E2 and first substrate B1 of data wire 130
The second height H2 is apart had between the E1 of face.Due to different regional extent (overlapping region AA and
Second area A2) in, lack the thickness of channel layer 120, so the second surface E2 of data wire 130
And height apart is different between the first surface E1 of first substrate B1, and the first height H1 is more than
Second height H2.Accordingly, active cell array layer T1 has multiple offset height, and forms offset
Structure.
As depicted in Fig. 4 B and Fig. 4 C, as the second substrate B2 of user touching display floater 100
Time, second substrate B2 stress and press down so that spacer PS conflict data wire 130 (or
It is alignment film PI) on.Owing to the spacer PS of part is corresponding to first area A1, and another
The spacer PS of part is corresponding to the 3rd region A3, thus spacer PS contacts at accordingly and has
The break difference structure of the active cell array layer T1 of the first height H1 and the second height H2.Therefore, when
When spacer PS corresponding to overlapping region AA and corresponds to second area A2 partially partially, mat
By the break difference structure of active cell array layer T1, increase spacer PS by frictional force during external force,
So that spacer PS is less susceptible to skew, reduce the liquid crystal caused because of spacer PS skew further
Deflection is abnormal.
Fig. 5 is the partial schematic schematic top plan view of the display floater of another embodiment of the present invention.Refer to
Fig. 5, has the first beeline W1, second side between first side S1 and the 5th side S5
Having the second beeline between S2 and the 6th side S6, wherein the first beeline W1 is more than the
Two beelines W2.That is, the 5th side S5 of first area A1 and the 6th side S6 is respectively
First side S1 and second side S2 the first beeline W1 and second apart with scan line 110
Beeline W2.In one embodiment, it is preferred that the first beeline W1 is the shortest more than second
Distance W2.It is to say, the 5th side S5 and first side S1 the first beeline apart
W1 is more than the 6th side S6 and second side S2 the second beeline W2 apart.It is worth explanation
, seen it from spacer PS toward first substrate B1 direction, compared to by scan line from overlooking visual angle
110 and the enclosed structure of data wire 130 sub-pixel unit F1 for, the position of channel layer 120 can relatively be leaned on
Nearly next sub-pixel unit F2.That is, the pixel that channel layer 120 is electrically connected with further away from it
Electrode PX, and the pixel electrode PX ' that relatively it is not electrically connected with.
Therefore, when spacer PS is partially corresponding to first area A1 and partially corresponding to the 3rd
During the A3 of region, spacer PS i.e. can be mapped in shorter scope active cell array layer T1 it
Break difference structure, thus the frictional force that spacer PS to be offset by external force increases, spacer PS
It is less susceptible to skew.
Fig. 6 is the partial schematic schematic top plan view of the display floater of another embodiment of the present invention.Refer to
Fig. 6, in practice, it is contemplated that need to meet the condition of process parameters design or LCD alignment, pixel
The shape of electrode PX can be designed with at least one protuberance PX1.In one embodiment, it is preferred that
In the case of the first beeline W1 is more than the second beeline W2, that is channel layer 120 is relatively
The pixel electrode PX that is electrically connected with away from it and relatively its pixel electrode not being electrically connected with
PX ', the allocation position of pixel electrode PX can be the most overlapping with channel layer 120 and be covered in and sweep
Retouch the first side S1 of line 110.In this, can avoid the protuberance PX1 of pixel electrode PX may
Because offseting and the situation the most overlapping with data wire 130 in manufacturing process, improve back of the body ditch further
The formation in road or the situation of the increase of parasitic capacitance.
Fig. 7 is the partial schematic schematic top plan view of the display floater of another embodiment of the present invention.Refer to
Fig. 7, in one embodiment, scan line 110 generally extends with the direction of row and has the first indent
Portion 110a, the first inner fovea part 110a are positioned at the staggered place of scan line 110 and data wire 130.In this
In embodiment, the first inner fovea part 110a is positioned at the first side S1 of scan line 110, and is positioned at and sweeps
Retouch the staggered place of line 110 and data wire 130.Data wire 130 is stacked at channel layer 120 and scan line
On 110 and by the first inner fovea part 110a.In this, it is formed with the scan line of the first inner fovea part 110a
110 can reduce the area overlapping with data wire 130, that is the area of minimizing second area A2, from
And reduce the increase situation being present in scan line 110 with the parasitic capacitance of data wire 130 overlapping.This
Outward, when preparing the data wire 130 step on channel layer 120 and scan line 110, due to first
The gradient of the scan line 110 of inner fovea part 110a is more slow, compared to being formed without the first inner fovea part 110a
Scan line 110 for, data wire 130 is easier to be produced on and is formed with the first inner fovea part 110a's
The position of scan line 110 causes data wire without having because of the height offset of scan line 110
The problem of 130 fractures.What deserves to be explained is, in other embodiments, scan line 110 can also have
The second inner fovea part (not illustrating), the second inner fovea part and the first inner fovea part 110a is had to be relatively arranged on scan line
110 dual side-edges and be all arranged at the staggered place of scan line 110 and data wire 130, thus data wire 110
It is easier to be produced in the scan line 110 being formed with the first inner fovea part 110a and the second inner fovea part, and
Reduce second area A2 and the area of the 3rd region A3, thus more preferably reduce and be present in scan line
110 with the parasitic capacitance of data wire 130 overlapping.
(possible effect of embodiment)
In sum, display floater its spacer PS that the embodiment of the present invention is provided is the most corresponding
In first area and partially corresponding at least one of second area and the 3rd region.Further
For, in the range of corresponding overlapping region, data wire is stacked on channel layer and scan line, and
Spacer partly corresponds on data wire, channel layer and scan line.Due to active cell array
The layer section of being formed difference structure, when the second substrate of user touching display floater, second substrate stress
And press down so that spacer is conflicted on data wire.Owing to the spacer of part is corresponding
In first area, and the spacer of another part is corresponding to second area or the 3rd region, thus gap
Son contacts at the break difference structure of the active cell array layer with the first height and the second height accordingly.
Therefore, when spacer is partially corresponding to first area and partially corresponding to second area or the 3rd district
During territory, by the break difference structure of active cell array layer, rubbed when increasing spacer by external force
Power, so that spacer is less susceptible to skew, reduces the liquid crystal caused because of spacer skew inclined further
Turn abnormal.
Additionally, the pixel electrode that can be electrically connected with further away from it of channel layer and relatively it is the most electric
Property connect pixel electrode, the allocation position of pixel electrode can the most overlapping with channel layer and covering
First side in scan line.In this, the protuberance that can avoid pixel electrode may be in manufacturing process
The easy situation the most overlapping with data wire because of skew, improves formation or the parasitism of back of the body raceway groove further
The situation of the increase of electric capacity.
It addition, scan line can have the first inner fovea part, in this, it is formed with the scanning of the first inner fovea part
Line can reduce the area overlapping with data wire, thus reduce be present in scan line and data wire overlapping it
The increase situation of parasitic capacitance.Additionally, when preparing data wire step on channel layer and scan line,
Owing to the gradient of the scan line of the first inner fovea part is more slow, compared to the scanning being formed without the first inner fovea part
For line, data wire is easier to be produced on the scan line being formed with the first inner fovea part.
What deserves to be explained is, in other embodiments, scan line can also have the second inner fovea part, the
Two inner fovea parts and the first inner fovea part are oppositely arranged and are all arranged at the staggered place of scan line and data wire, from
And data wire is easier to be produced in the scan line being formed with the first inner fovea part and the second inner fovea part, and
More preferably reduce the parasitic capacitance being present in scan line with data wire overlapping.
The foregoing is only the preferable possible embodiments of the present invention, the non-patent model therefore limiting to the present invention
Enclose, therefore the equivalence techniques change such as using description of the invention and graphic content to be done, it is both contained in
In protection scope of the present invention.
Symbol description
100 display floater 110 scan lines
110a the first inner fovea part 120 channel layer
130 data wire 131 drain electrodes
140 protective layer AA overlapping regions
A1 first area A2 second area
A3 the 3rd region B1 first substrate
B2 second substrate CFa light shield layer
CFb colored filter CF chromatic filter layer
E1 first surface E2 second surface
F1, F2, FN sub-pixel unit H1 the first height
H2 the second height LQ liquid crystal layer
PI alignment film PS spacer
PX, PX ' pixel electrode PX1 protuberance
S1~S6 first side~the 6th side T1 active cell array layer
U1 data line drive unit U2 scanning line driving unit
V1, V2 through hole W1 the first beeline
W2 the second beeline
Claims (19)
1. a display floater, it is characterised in that described display floater includes:
One first substrate;
Scan line, is positioned on described first substrate;
One channel layer, is configured in described scan line;
One data wire, is positioned on described first substrate and is crisscross arranged with described scan line, institute
State data wire and there is at least one overlapping region overlapping with described scan line, wherein said
Data wire also has one first district overlapping with described channel layer in described overlapping region
Territory, and described first area is formed with a through hole;And
One spacer, is positioned on described data wire, and described spacer is partially corresponding to described
First area and partially corresponding to the described overlapping region outside described first area.
Display floater the most according to claim 1, the described overlap outside wherein said first area
Region also comprises a second area and one the 3rd region, and described scan line has a first side
And a second side, described data wire has one the 3rd side and a four side, and described
One region has the 5th side and adjacent to described first side adjacent to described second side
6th side on limit, and described second area by described 5th side, described first side,
Described 3rd side is constituted with described four side, and described 3rd region is by described 6th side
Limit, described second side, described 3rd side are constituted with described four side.
Display floater the most according to claim 2, described 5th side of wherein said first area
Limit and described 6th side are all parallel to the bearing of trend of described scan line.
Display floater the most according to claim 2, wherein said first side and described 5th side
There is between limit one first beeline, have between described second side and described 6th side
Having one second beeline, wherein said first beeline is more than described second beeline.
The most according to claim 4, display floater, wherein said spacer is partially corresponding to institute
State first area and described 3rd region.
The most according to claim 5, display floater, wherein said first substrate has one first table
Face and described data wire have a second surface, in described first area, and described second table
Face and described first surface are at a distance of one first height, in described 3rd region, described second
Surface and described first surface are at a distance of one second height, and described first height is more than described second
Highly.
The most according to claim 4, display floater, wherein said display floater also includes a pixel
Electrode, described pixel electrode is covered in described first side.
The most according to claim 1, display floater, wherein said scan line has one first indent
Portion, described data wire passes through described first inner fovea part.
The most according to claim 8, display floater, in wherein said scan line also has one second
Recess, described second inner fovea part is oppositely arranged with described first inner fovea part.
The most according to claim 1, display floater, wherein said channel layer is a metal-oxide
Semiconductor layer.
11. 1 display floaters, it is characterised in that described display floater includes:
One first substrate;
Scan line, is positioned on described first substrate, and wherein said scan line has one first
Side and a second side;
One channel layer, is configured in described scan line;
One pixel electrode, is positioned on described first substrate;And
One data wire, is positioned on first substrate and is crisscross arranged with described scan line, described number
According to line, there are at least one overlapping region overlapping with described scan line, wherein said data
Line also has a first area overlapping with described channel layer in described overlapping region,
And described first area is formed with a through hole,
Wherein, described first area have the 5th side adjacent to described first side and
One the 6th side adjacent to described second side, and described first side and described 5th side
Between there is one first beeline, have between described second side and described 6th side
One second beeline, and described first beeline is more than described second beeline.
12. also include a gap according to the display floater described in claim 11, wherein said display floater
Son, described spacer part is corresponding to described first area.
13. according to the display floater described in claim 12, and wherein said spacer part is corresponding to described
Described overlapping region outside first area.
14. according to the display floater described in claim 13, the described overlap outside wherein said first area
Region also comprises a second area and one the 3rd region, and described data wire has one the 3rd side
And a four side, and described second area by described 5th side, described first side,
Described 3rd side is constituted with described four side, and described 3rd region is by described 6th side
Limit, described second side, described 3rd side are constituted with described four side, described between
Gap is partially corresponding to described first area and described 3rd region.
15. according to the display floater described in claim 14, and wherein said first substrate has one first table
Face and described data wire have a second surface, and described spacer is partially corresponding to described the
One region and described 3rd region, in described first area, described second surface and institute
State first surface at a distance of one first height, in described 3rd region, described second surface with
Described first surface is at a distance of one second height, and described first height is more than described second height.
16. according to the display floater described in claim 11, described 5th side of wherein said first area
Limit and described 6th side are all parallel to the bearing of trend of described scan line.
17. according to the display floater described in claim 11, and wherein said scan line has one first indent
Portion, described data wire passes through described first inner fovea part.
18. according to the display floater described in claim 17, in wherein said scan line also has one second
Recess, described second inner fovea part is oppositely arranged with described first inner fovea part.
19. according to the display floater described in claim 11, and wherein said channel layer is a metal-oxide
Semiconductor layer.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110211636.0A CN112859453B (en) | 2015-03-24 | 2015-03-24 | Display panel |
CN201510130414.0A CN106154648B (en) | 2015-03-24 | 2015-03-24 | Display panel |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510130414.0A CN106154648B (en) | 2015-03-24 | 2015-03-24 | Display panel |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110211636.0A Division CN112859453B (en) | 2015-03-24 | 2015-03-24 | Display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106154648A true CN106154648A (en) | 2016-11-23 |
CN106154648B CN106154648B (en) | 2021-03-19 |
Family
ID=58063934
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110211636.0A Active CN112859453B (en) | 2015-03-24 | 2015-03-24 | Display panel |
CN201510130414.0A Active CN106154648B (en) | 2015-03-24 | 2015-03-24 | Display panel |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110211636.0A Active CN112859453B (en) | 2015-03-24 | 2015-03-24 | Display panel |
Country Status (1)
Country | Link |
---|---|
CN (2) | CN112859453B (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202142534U (en) * | 2011-08-10 | 2012-02-08 | 北京京东方光电科技有限公司 | Array baseplate, liquid crystal display panel and display device |
CN102655117A (en) * | 2011-11-09 | 2012-09-05 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method, and display device |
JP2013073032A (en) * | 2011-09-28 | 2013-04-22 | Seiko Epson Corp | Liquid crystal device, method of manufacturing liquid crystal device, and electronic apparatus |
CN203870366U (en) * | 2014-06-12 | 2014-10-08 | 京东方科技集团股份有限公司 | Array substrate and display device |
CN104238205A (en) * | 2013-06-05 | 2014-12-24 | 株式会社半导体能源研究所 | Display device and electronic device |
US20150060858A1 (en) * | 2013-08-29 | 2015-03-05 | Panasonic Liquid Crystal Display Co., Ltd. | Display device |
CN204595397U (en) * | 2015-03-24 | 2015-08-26 | 群创光电股份有限公司 | Display panel |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101147090B1 (en) * | 2005-06-29 | 2012-05-17 | 엘지디스플레이 주식회사 | Liquid Crystal Display Device |
TWI487988B (en) * | 2013-05-22 | 2015-06-11 | Au Optronics Corp | Liquid crystal display device |
-
2015
- 2015-03-24 CN CN202110211636.0A patent/CN112859453B/en active Active
- 2015-03-24 CN CN201510130414.0A patent/CN106154648B/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202142534U (en) * | 2011-08-10 | 2012-02-08 | 北京京东方光电科技有限公司 | Array baseplate, liquid crystal display panel and display device |
JP2013073032A (en) * | 2011-09-28 | 2013-04-22 | Seiko Epson Corp | Liquid crystal device, method of manufacturing liquid crystal device, and electronic apparatus |
CN102655117A (en) * | 2011-11-09 | 2012-09-05 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method, and display device |
CN104238205A (en) * | 2013-06-05 | 2014-12-24 | 株式会社半导体能源研究所 | Display device and electronic device |
US20150060858A1 (en) * | 2013-08-29 | 2015-03-05 | Panasonic Liquid Crystal Display Co., Ltd. | Display device |
CN203870366U (en) * | 2014-06-12 | 2014-10-08 | 京东方科技集团股份有限公司 | Array substrate and display device |
CN204595397U (en) * | 2015-03-24 | 2015-08-26 | 群创光电股份有限公司 | Display panel |
Also Published As
Publication number | Publication date |
---|---|
CN106154648B (en) | 2021-03-19 |
CN112859453A (en) | 2021-05-28 |
CN112859453B (en) | 2024-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9715149B2 (en) | Liquid crystal display comprising a first electrode having a plurality of branch electrodes and a wing connected to an end of a branch electrode | |
CN104393021B (en) | Dot structure, transparent touch display screen and preparation method thereof and display device | |
CN105629597B (en) | Array substrate and its display driving method, production method, display device | |
US11112895B2 (en) | Active matrix substrate, touch-panel-equipped display device including same, and liquid crystal display device including same | |
US10651207B2 (en) | Display device having a scanning circuit disposed along an edge of a substrate and scan lines connected to the scanning circuit | |
US20120086683A1 (en) | Transmissive liquid-crystal display in cmos technology with auxiliary storage capacitor | |
US9778526B2 (en) | Display panel and pixel array thereof | |
CN104813386B (en) | TFT substrate | |
CN102411242A (en) | Pixel structure and driving method thereof | |
US9176622B1 (en) | Touch structure, touch panel and touch device | |
TW201447678A (en) | Touch display panel and driving method thereof | |
US10775660B2 (en) | Touch-panel-equipped display device and method for producing touch-panel-equipped display device | |
CN106200167A (en) | Array base palte and liquid crystal display | |
CN103901684A (en) | Liquid crystal display in IPS (in-plane switching) mode | |
CN103488013A (en) | Liquid crystal display panel and pixel array substrate thereof | |
CN204595397U (en) | Display panel | |
TWI534682B (en) | Display panel | |
KR102444979B1 (en) | TOUCH PANEL AND Flexible DISPLAY DEVICE INCLUDING THE SAME | |
CN103792745A (en) | Liquid crystal display panel | |
KR20140031191A (en) | Tft array substrate and forming method thereof, and display panel | |
CN105785675B (en) | Liquid crystal display device with a light guide plate | |
CN105988258A (en) | Display panel | |
KR102162755B1 (en) | Thin Film Transistor Substrate For High Resolution Liquid Crystal Display Having High Apperture Ratio and Manufacturing Method Thereof | |
CN110221488A (en) | Display device | |
CN106154648A (en) | Display floater |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |