CN105897376B - Decoder decoding performance test method and device - Google Patents
Decoder decoding performance test method and device Download PDFInfo
- Publication number
- CN105897376B CN105897376B CN201610184358.3A CN201610184358A CN105897376B CN 105897376 B CN105897376 B CN 105897376B CN 201610184358 A CN201610184358 A CN 201610184358A CN 105897376 B CN105897376 B CN 105897376B
- Authority
- CN
- China
- Prior art keywords
- test
- decoder
- decoding
- source
- code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0047—Decoding adapted to other signal detection operation
- H04L1/0048—Decoding adapted to other signal detection operation in conjunction with detection of multiuser or interfering signals, e.g. iteration between CDMA or MIMO detector and FEC decoder
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/1607—Details of the supervisory signal
- H04L1/1657—Implicit acknowledgement of correct or incorrect reception, e.g. with a moving window
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
The embodiment of the present invention provides a kind of decoder decoding performance test method and device.This method comprises: test fixture sends test patterns source to decoder, so that the decoder is decoded the test patterns source, the test patterns source includes sample code source and correct message code, and it is unsuccessful that sample code source can lead to the decoder decoding；The test fixture obtains the decoding time and decoding result that the decoder is decoded the test patterns source；The test fixture determines the decoding performance of the decoder according to the decoding time and the decoding result.The embodiment of the present invention is sent to decoder with noisy test patterns source by test fixture, so that decoder is decoded this with noisy test patterns source, test fixture determines the decoding performance of decoder according to the decoding time and decoding result of decoder, realize the method in the case that a yard source is interfered, tested the decoding performance of decoder.
Description
Technical field
The present embodiments relate to field of communication technology more particularly to a kind of decoder decoding performance test method and dresses
It sets.
Background technique
Nowadays responder system is applied widely in the railway system comprising ground installation and mobile unit, BTM
It is the core equipment in mobile unit, the core function of BTM is decoding, specifically, the decoder of BTM TA letter received to BTM
It number is decoded.It has been investigated that the decoding performance of decoder is directly related to the vulnerability to jamming of BTM and applies the train of BTM most
High speed per hour.
The decoding performance of decoder specifically can be from the aspect of two: 1) decoding time refers to decoder from reception
Start the time for solving legal user's message to the end, and the shorter decoding performance of decoding time to correct frame message code source
Better；2) it is shortest can decoded code source length, when code source has been all code, i.e., in the case that code source is not affected by interference, long report
Text it is shortest can decoded code source length be 1100, short message it is shortest can decoded code source length be 462,
But in the case where Ma Yuan is interfered, long message it is shortest can decoded code source length be greater than 1100, short message
It is shortest can decoded code source length be greater than 462, if it is shortest can decoded code source length it is too big, will lead to decoding
Device does not decode, and crash state occurs.
The prior art carries out functional test to BTM complete machine using large-scale analog machine, or is only not affected by interference in Ma Yuan
In the case of test decoder decoding performance, still, at the scene test environment under, code source will receive various interference, lead
Causing the decoding performance of decoder can reduce, and lack in the prior art in the case where Ma Yuan is interfered, to the solution of decoder
The method that code performance is tested.
Summary of the invention
The embodiment of the present invention provides a kind of decoder decoding performance test method and device, is interfered with realizing in Ma Yuan
In the case where, method that the decoding performance of decoder is tested.
The one aspect of the embodiment of the present invention is to provide a kind of decoder decoding performance test method, comprising:
Test fixture sends test patterns source to decoder, so that the decoder is decoded the test patterns source, institute
Stating test patterns source includes sample code source and correct message code, and it is unsuccessful that sample code source can lead to the decoder decoding；
The test fixture obtains the decoding time and decoding result that the decoder is decoded the test patterns source；
The test fixture determines the decoding performance of the decoder according to the decoding time and the decoding result.
The other side of the embodiment of the present invention is to provide a kind of decoder decoding performance test device, comprising:
Sending module, for sending test patterns source to decoder, so that the decoder solves the test patterns source
Code, the test patterns source include sample code source and correct message code, sample code source can lead to the decoder decoding not at
Function；
Module is obtained, the decoding time that the test patterns source is decoded is tied with decoding for obtaining the decoder
Fruit；
Analysis module, for determining the decoding performance of the decoder according to the decoding time and the decoding result.
Decoder decoding performance test method provided in an embodiment of the present invention and device are sent out by test fixture to decoder
It send with noisy test patterns source, so that decoder is decoded this with noisy test patterns source, test fixture is according to solution
The decoding time and decoding result of code device determine the decoding performance of decoder, in the case that yard source that realizes is interfered, to solution
The method that the decoding performance of code device is tested.
Detailed description of the invention
Fig. 1 is decoder decoding performance test method flow chart provided in an embodiment of the present invention；
Figure 1A is the schematic diagram in test patterns source provided in an embodiment of the present invention；
Fig. 2 be another embodiment of the present invention provides decoder decoding performance test method flow chart；
Fig. 3 show the flow chart that decoder in the embodiment of the present invention executes decoding task and other tasks；
Fig. 4 be another embodiment of the present invention provides decoder decoding performance test method flow chart；
Fig. 5 is the schematic diagram in test patterns source provided in an embodiment of the present invention；
Fig. 6 be another embodiment of the present invention provides test macro structure chart；
Fig. 7 is the structure chart of decoder decoding performance test device provided in an embodiment of the present invention；
Fig. 8 be another embodiment of the present invention provides decoder decoding performance test device structure chart.
Specific embodiment
Fig. 1 is decoder decoding performance test method flow chart provided in an embodiment of the present invention；Figure 1A is that the present invention is implemented
The schematic diagram in the test patterns source that example provides.The embodiment of the present invention, which is directed to, to be lacked in the prior art the case where Ma Yuan is interfered
Under, to the method that the decoding performance of decoder is tested, decoder decoding performance test method is provided, this method specifically walks
It is rapid as follows:
Step S101, test fixture to decoder send test patterns source so that the decoder to the test patterns source into
Row decoding, the test patterns source include sample code source and correct message code, and sample code source can lead to the decoder decoding
It is unsuccessful；
The executing subject of the embodiment of the present invention is test fixture, which can automatically generate test patterns source, is tested
Code source is in lasting baud rate 564K deposit caching, decoder passes through sliding window read test code source from caching, sliding
The size of window is the length scale in the test patterns source that decoder executes the processing of a decoding task, the survey in the embodiment of the present invention
Examination code source includes sample code source and correct message code, and it is unsuccessful which can lead to the decoder decoding, i.e. the sample
Code source is the code source being disturbed, and due to testing under environment at the scene, the received code source of decoder will receive various interference,
In order to simulate interference, the embodiment of the present invention automatically generates the code source being disturbed i.e. sample code source by test fixture, and in sample
Code adds several correct message codes behind source, and as shown in Figure 1A, section 11 belongs to un-decodable area, the code in un-decodable area
Source is sample code source, and section 12 belongs to decodable code area, and the code source in decodable code area is correct message code, and point C is wrong code position.
The embodiment of the present invention is decoded the test patterns source by the decoder, determines that the decoder can be solved correctly
When code, the total number of the total number for the correct message code that sample code source is added below, the correct message code reflects the solution
The performance of code device.
Step S102, the described test fixture obtain the decoding time that the decoder is decoded the test patterns source and
Decoding result；
In the embodiment of the present invention, after test patterns source is sent to the decoder by test fixture, test fixture record is sent
At the moment, after the test fixture receives the decoding result of decoder return, test fixture records the time of reception, test fixture
By sending instant and the time of reception you can learn that the decoding time of the decoder；Alternatively, decoder receives test patterns source
The Shi Jilu time of reception, carrying recorded decoding finish time when generating decoding result, which is terminated by the time of reception and decoding
Moment can calculate decoding time, and the decoding time is sent to the test fixture.
Step S103, the described test fixture determines the solution of the decoder according to the decoding time and the decoding result
Code performance.
In embodiments of the present invention, decoding result may include: decoding unsuccessfully mark, successfully decoded mark or successfully decoded
Test test patterns source afterwards.
The embodiment of the present invention is sent to decoder with noisy test patterns source, so that decoder is to this by test fixture
It is decoded with noisy test patterns source, test fixture determines decoder according to the decoding time and decoding result of decoder
Decoding performance, in the case that yard source that realizes is interfered, method that the decoding performance of decoder is tested.
Fig. 2 be another embodiment of the present invention provides decoder decoding performance test method flow chart；Fig. 3 show this hair
Decoder executes the flow chart of decoding task and other tasks in bright embodiment.On the basis of Fig. 1 embodiment is corresponding, the present invention
Specific step is as follows for the decoder decoding performance test method that embodiment provides:
Step S201, test fixture generates multiple test case libraries, and the test case library includes test case；
It is illustrated in figure 3 the flow chart that decoder in the embodiment of the present invention executes decoding task and other tasks, it is specific to walk
It is rapid as follows:
Step 21, decoder pass through sliding window readout code source；
In embodiments of the present invention, code source, that is, device to be decoded processing code is stored in caching with lasting baud rate 564K,
For decoder by sliding window readout code source from caching, the size of sliding window is that decoder executes a decoding task processing
Code source length scale.
Step 22, decoder judge whether the length in code source is greater than n+r bit；If so, thening follow the steps 24, otherwise, hold
Row step 23；
If the message before decoding is long message, n=1023, r=77；If the message before decoding is short message, n=
341, r=121.
Step 23, sliding window increase code source；
Circulation executes step 21,22,23, until the length in code source is greater than n+r bit.
Step 24, decoder carry out CRC check to code source；
Step 25, decoder judge whether CRC check passes through；If so, thening follow the steps 27, otherwise, step 26 is executed；
Step 26, sliding window are n1 mobile, and return step 21；
For example, sliding window there are 1100 code sources before the step, then n1 are newly added not behind the 1100th code source
Processed code source, meanwhile, the 1st to the n-th 1 code source is removed into the sliding window, if processed code source row in caching
Before being listed in, after untreated code source is arranged in, then this step process is equivalent to the premise that the size of sliding window remains unchanged
Under slided backward n1.
Step 27, decoder carry out n+r verification to code source；
Step 28 judges whether n+r verification passes through, if so, thening follow the steps 30, otherwise, executes step 29；
Step 29, sliding window are n2 mobile, and return step 21；
Similarly in step 26, details are not described herein again.
Step 30, decoder detect synchronization value to code source；
Step 31, decoder judge whether synchronization value is legal；If so, thening follow the steps 33, otherwise, step 32 is executed；
Step 32, sliding window are n3 mobile, and return step 21；
Step 33, decoder carry out legitimacy verifies to code source；
Step 34, decoder judge whether that all bits are all legal；If so, thening follow the steps 36, otherwise, step is executed
35；
Step 35, sliding window are n4 mobile, and return step 21；
Whether step 36, decoder check code source need to invert, and if desired invert, then invert；
Control bit in step 37, decoder check code source；
Step 38, decoder judge whether control bit is legal；If so, thening follow the steps 40, otherwise, step 39 is executed；
Step 39, sliding window are n5 mobile, and return step 21；
Step 40, decoder carry out inversion and descrambling to code source, obtain legal message and reversion position；
Step 41, sliding window are n6 mobile, and return step 21.
As shown in figure 3, the decoding task that decoder executes includes multiple subtasks, it is preferred that the embodiment of the present invention provides 6
Step, specifically, being the first step using step 21-26 as first subtask of decoding task, step 27-29 appoints as decoding
Second subtask of business is second step, and step 30-32 is third step, step as the third subtask of decoding task
33-35 is the 4th step, five subtask of the step 36-39 as decoding task as the 4th subtask of decoding task
As the 5th step, step 40 are the 6th step as the 6th subtask of decoding task.
This step S201, test fixture generates multiple test case libraries, and detailed process is as follows:
1) generating makes unacceptable first test case library of the first step in Fig. 3
Since if there is any code malfunctions, then CRC check will not pass through, therefore for length in the code source of CRC check
Message is specially 1100 messages, which includes 77 check bit R, which is represented by
N+R=1023+77, as long as there is any code to malfunction in 1023, CRC check will not pass through, therefore, for long message,
First test case library includes N=1023 test case, specifically, the 1st test case is the 1st code of the long message
Error, the 2nd test case are the 2nd code errors ... ... of the long message, and n-th test case is N of the long message
Code error.
It is specially 462 messages for short message, which includes 121 check bit R, and this 462
Message is represented by N+R=341+121, as long as there is any code to malfunction in 341, CRC check will not pass through, therefore,
For short message, first test case library includes N=341 test case, specifically, the test case of short message and long report
The test case of text is similar, and details are not described herein again.
2) generating makes unacceptable second test case library of second step in Fig. 3
If source code passes through first step CRC check, the probability for occurring mistake in N is almost 0, establishes second test and uses
Influence of the mistake to the decoder in R is mainly considered when example library, and continuous error bit is more in R, then to the decoder
Influence it is bigger, therefore, second test case library according to the digit of error bit continuous in R determine, specifically, this second
4 kinds of situations of test case library point consider:
The first situation: 7500 preceding decodable codes of source code, source code are long message, and second test case library includes in R
The test case that the digit of continuous error bit is 1, the digit of continuous error bit is 2 test case ... ... in R, is connected in R
The test case that the digit of continuous error bit is R, N=1023, R=77.
Second situation: 7500 preceding decodable codes of source code, source code are short message, and second test case library includes in R
The test case that the digit of continuous error bit is 1, the digit of continuous error bit is 2 test case ... ... in R, is connected in R
The test case that the digit of continuous error bit is R, N=341, R=121.
The third situation: decodable code after source code 7500, source code are long message, and second test case library includes 7500
The test case that the digit of continuous error bit is 1 in the long message N+R positions R afterwards, after 7500 in the long message N+R positions R
The test case ... ... that the digit of continuous error bit is 2, the continuous digit of error bit in the long message N+R positions R after 7500
For the test case of R, N=1023, R=77.
4th kind of situation: decodable code after source code 7500, source code are short message, and second test case library includes 7500
The test case that the digit of continuous error bit is 1 in the long message N+R positions R afterwards, after 7500 in the long message N+R positions R
The test case ... ... that the digit of continuous error bit is 2, the continuous digit of error bit in the long message N+R positions R after 7500
For the test case of R, N=341, R=121.
3) generating makes the unacceptable third test case library of second step in Fig. 3
The third test case library includes following test case:
Test case 1: duplicate 3 frame S1 message is as long message；
Test case 2:S6 message is as short message；
Test case 3: full 0 code；
Test case 4: all-ones；
Test case 5: each 11 identical code, 1,023 1 circulations.
4) generating makes unacceptable 4th test case library of second step in Fig. 3
4th test case library includes following test case:
Test case 9:S7 message is as long message；
5) generating makes unacceptable 5th test case library of second step in Fig. 3
5th test case library includes following test case:
Test case 10:S3 message is as long message；
Test case 11:S5 message is as long message；
Test case 12:S4 message is as short message.
6) generating makes unacceptable 6th test case library of second step in Fig. 3
6th test case library includes following test case:
Test case: the long message that can be correctly decoded；
Test case: the short message that can be correctly decoded；
Pass through above-mentioned 1) -6) after obtain 6 different test case libraries, each test case library includes that test is used
Example.
Step S202, the described test fixture is according to Test cases technology test patterns source；
In embodiments of the present invention, the test fixture can be controlled by operator and be operated, if operator's pretest should
Encoder executes the decoding performance of the first step, then operator controls test fixture and sends first test case to the decoder
Test case in library, which can be N data, with the N data for a cycle period, generate with N digit
According to the cyclic code for a cycle period, the cyclic code is as the test patterns source in the embodiment of the present invention.
In addition, if operator's pretest encoder execute second step decoding performance, by test fixture to this
Decoder send second test case library in test case, and so on test the encoder execute after several steps decoding
Energy.
Step S203, test fixture sends test patterns source to decoder, so that the decoder is according to the test patterns source
Execute decoding task；
The decoding task includes multiple subtasks, and the test patterns source includes sample code source and correct message code, described
It is unsuccessful that sample code source can lead to the decoder decoding；The test case library and the subtask correspond, the survey
The test case in example library on probation can lead to the decoder and execute the subtask failure.
Step S204, the described test fixture obtain the decoding time that the decoder is decoded the test patterns source and
Decoding result；
Step S205, the described test fixture determines the solution of the decoder according to the decoding time and the decoding result
Code performance.
The embodiment of the present invention is appointed by establishing multiple test case libraries, the decoding that test case library is executed with decoder respectively
The subtask that business includes corresponds, and the test case in test case library can lead to the failure of decoder subtasking, passes through
The decoding performance of a large amount of testing case decoder can guarantee that the decoding performance of decoder greatly improves.
Fig. 4 be another embodiment of the present invention provides decoder decoding performance test method flow chart；Fig. 5 is that the present invention is real
The schematic diagram in the test patterns source of example offer is provided.On the basis of Fig. 2 corresponding embodiment, decoder provided in an embodiment of the present invention
Specific step is as follows for decoding performance test method:
Step S301, test fixture generates multiple test case libraries, and the test case library includes test case；
This step is consistent with step S201, and details are not described herein again.
Step S302, the described test fixture is according to Test cases technology test patterns source；
Sample code source is the code source after at least two test cases merge, and described two test cases are not respectively from
The same test case library.
In embodiments of the present invention, the also predictable solution tried the encoder and successively execute the first step and second step of operator
Code performance, then operator controls test fixture and sends to the decoder by the test case and the in first test case library
The code source that test case combination in two test case libraries is constituted.
In addition, operator can also test the decoding that the encoder successively executes the first step, second step and third step
Can, then operator control test fixture to the decoder send by first test case library test case, second
The code source that test case combination in test case and third test case library in test case library is constituted.
It, can be with first test case library of purposive combination, second test in order to improve the performance of the decoder
The code that use-case library, third test case library, the 4th test case library, the test case in the 5th test case library are constituted
Source.
Alternatively, operator, which can also test the encoder, executes the decoding performance of discontinuous step, for example, testing the volume
Code device executes the decoding performance of the first step and third step, then operator controls test fixture and sends to the decoder by first
The code source that test case combination in test case and third test case library in test case library is constituted；Remaining is discontinuous
The test method of the decoding performance of step is similarly in this.
As shown in figure 5, section 51 belongs to un-decodable area, the code source in un-decodable area is sample code source, sample code source
It is made of multiple test cases, section 52 belongs to decodable code area, and the code source in decodable code area is correct message code, and point C is mistake
Code position.Compared to Figure 1A, the code source in section 51 is made of multiple test cases, and the code source in section 11 is by individually testing use
Example is constituted.
Step S303, test fixture sends test patterns source to decoder, so that the decoder is according to the test patterns source
Execute decoding task；
Step S304, the described test fixture obtain the decoding time that the decoder is decoded the test patterns source and
Decoding result；
If step S305, the described decoding result indicates that the decoder decoding is unsuccessful, the test fixture increases institute
The digit for stating correct message code in test patterns source obtains new test patterns source, so that the decoder is to the new test patterns source
Successfully decoded；
When decoder is unsuccessful to the decoding of test patterns source, test fixture increases correct message code in the test patterns source
Digit, specifically, the digit for continuing growing correct message code behind decodable code area 12 or 52 obtains as shown in Figure 1A and Fig. 5
Test patterns source newly is obtained, so that decoder continues to decode to new test patterns source, if decoding unsuccessful again, test fixture
The digit for continuing growing correct message code, until decoder can be to new test patterns source successfully decoded.
Step S306, the digit of the correct message code is determined according to the decoding result；
Assuming that when decoder is to new test patterns source successfully decoded, the digit of the increased correct message code of test fixture it is total
Number is M.
If step S307, the described decoding time is in preset time range and the digit of the correct message code is less than in advance
If digit, it is determined that the decoding performance of the decoder is up to standard.
Due to decoding time, be successfully decoded when correct message code digit be that two performances of decoding performance of decoder refer to
Mark, if decoding time in preset time range and the digit M of the correct message code be less than presetting digit capacity, illustrate the solution
The decoding performance of code device is up to standard.
If the digit M of the correct message code be greater than presetting digit capacity, need be somebody's turn to do decoder into, this into method
It may include following method: reducing the time for the task that the decoder executes except the decoding task；Reduce the decoding
Device executes the time of each subtask.
The embodiment of the present invention obtains combined test use-case by the way that the test case in different test case libraries to be combined,
Test is combined to decoder, further improves the performance of decoder.
Fig. 6 be another embodiment of the present invention provides test macro structure chart.As shown in fig. 6, test macro includes surveying
Trial work fills 61, decoder 62 and computer 63, wherein test fixture 61 and decoder 62 connect, test fixture 61 and computer
63 connections, key zone generate key-press input signal, different keys for operator's operation, by operator's operation button
Different test patterns is corresponded to, the test pattern in the embodiment of the present invention includes single test case mode and combined test use-case
Mode, specific combination are consistent with above-described embodiment.Controller sends to code source transmitter according to key-press input signal and controls
Signal processed, control signal includes test pattern and test case identification number, and survey described in above-described embodiment is stored in memory
Example library on probation, code source transmitter obtains corresponding test case according to test case identification number from memory, according to the test
Use-case generates test patterns source, and the test patterns source is sent to decoder 62, specifically, code source transmitter is first sent out to decoder 62
A commencing signal is sent, so that decoder 62 carries out the preparation for receiving follow-up test code source, code source transmitter has sent one and opened
After beginning signal, start to send test patterns source, which can be sent by two kinds of forms, and a kind of form is simulation code source,
Another form is digital code source, and the reception code source for being differently depending on the support of decoder 62 that test patterns source sends form is different,
That is the test fixture 61 of the embodiment of the present invention can satisfy the demand of different decoders 62.In addition, controller analog peripheral hardware is logical
It crosses area's interface to be measured and sends request signal to decoder 62, decoder 62 sends response letter to controller according to the request signal
Number, decoder 62 decodes it result and is sent to controller, for example, whether decoding successful, successfully decoded when test patterns source
Sequence, test are which subtask of decoding task, testing time, decoding time etc..Test fixture 61 also has display screen,
The display screen is for the key in display button area.The decoding result that decoder 62 returns can also be formed test report by controller
It accuses, which is sent to computer 63 by output port, is shown so that computer 63 carries out storage to test report,
It is analyzed for operator.
The embodiment of the present invention is sent to decoder with noisy test patterns source, so that decoder is to this by test fixture
It is decoded with noisy test patterns source, test fixture determines decoder according to the decoding time and decoding result of decoder
Decoding performance, in the case that yard source that realizes is interfered, method that the decoding performance of decoder is tested.
Fig. 7 is the structure chart of decoder decoding performance test device provided in an embodiment of the present invention.The embodiment of the present invention mentions
The decoder decoding performance test device of confession is specifically as follows the test fixture in above-described embodiment, provided in an embodiment of the present invention
Decoder decoding performance test device can execute the process flow of decoder decoding performance test method embodiment offer, such as scheme
Shown in 7, decoder decoding performance test device 70 includes sending module 71, obtains module 72 and analysis module 73, wherein is sent
Module 71 is used to send test patterns source to decoder, so that the decoder is decoded the test patterns source, the test
Code source includes sample code source and correct message code, and it is unsuccessful that sample code source can lead to the decoder decoding；Obtain module
72 decoding times that the test patterns source is decoded for obtaining the decoder and decoding result；Analysis module 73 is used for
The decoding performance of the decoder is determined according to the decoding time and the decoding result.
The embodiment of the present invention is sent to decoder with noisy test patterns source, so that decoder is to this by test fixture
It is decoded with noisy test patterns source, test fixture determines decoder according to the decoding time and decoding result of decoder
Decoding performance, in the case that yard source that realizes is interfered, method that the decoding performance of decoder is tested.
Fig. 8 be another embodiment of the present invention provides decoder decoding performance test device structure chart.In above-mentioned implementation
On the basis of example, decoder decoding performance test device 70 further includes that test case library generation module 74 and test patterns source generate mould
Block 75, wherein test case library generation module 74 includes that test is used for generating multiple test case libraries, the test case library
Example；Test patterns source generation module 75 is used for according to Test cases technology test patterns source.
Sample code source is the code source after at least two test cases merge, and described two test cases are not respectively from
The same test case library.
Decoder decoding performance test device 70 further includes processing module 76, and processing module 76 is used for the decoding result table
When showing that the decoder decoding is unsuccessful, the digit for increasing correct message code in the test patterns source obtains new test patterns source,
So that the decoder is to the new test patterns source successfully decoded.
Analysis module 73 is specifically used for determining the digit of the correct message code according to the decoding result；If the decoding
Time is in preset time range and the digit of the correct message code is less than presetting digit capacity, it is determined that the solution of the decoder
Code performance is up to standard.
Decoder decoding performance test device provided in an embodiment of the present invention can be specifically used for the above-mentioned Fig. 1 of execution and be provided
Embodiment of the method, details are not described herein again for concrete function.
The embodiment of the present invention is appointed by establishing multiple test case libraries, the decoding that test case library is executed with decoder respectively
The subtask that business includes corresponds, and the test case in test case library can lead to the failure of decoder subtasking, passes through
The decoding performance of a large amount of testing case decoder can guarantee that the decoding performance of decoder greatly improves；By by different surveys
Test case in example library on probation, which is combined, obtains combined test use-case, is combined test to decoder, further increases
The performance of decoder.
In conclusion the embodiment of the present invention is sent to decoder with noisy test patterns source by test fixture, so that
Decoder is decoded this with noisy test patterns source, and test fixture is true according to the decoding time and decoding result of decoder
The decoding performance of definite decoding device, in the case that yard source that realizes is interfered, side that the decoding performance of decoder is tested
Method；By establishing multiple test case libraries, the subtask one that the decoding task that test case library is executed with decoder respectively includes
One is corresponding, and the test case in test case library can lead to the failure of decoder subtasking, is surveyed by a large amount of test case
The decoding performance of examination decoder can guarantee that the decoding performance of decoder greatly improves；By by the test in different test case libraries
Use-case, which is combined, obtains combined test use-case, is combined test to decoder, further improves the performance of decoder.
In several embodiments provided by the present invention, it should be understood that disclosed device and method can pass through it
Its mode is realized.For example, the apparatus embodiments described above are merely exemplary, for example, the division of the unit, only
Only a kind of logical function partition, there may be another division manner in actual implementation, such as multiple units or components can be tied
Another system is closed or is desirably integrated into, or some features can be ignored or not executed.Another point, it is shown or discussed
Mutual coupling, direct-coupling or communication connection can be through some interfaces, the INDIRECT COUPLING or logical of device or unit
Letter connection can be electrical property, mechanical or other forms.
The unit as illustrated by the separation member may or may not be physically separated, aobvious as unit
The component shown may or may not be physical unit, it can and it is in one place, or may be distributed over multiple
In network unit.It can select some or all of unit therein according to the actual needs to realize the mesh of this embodiment scheme
's.
It, can also be in addition, the functional units in various embodiments of the present invention may be integrated into one processing unit
It is that each unit physically exists alone, can also be integrated in one unit with two or more units.Above-mentioned integrated list
Member both can take the form of hardware realization, can also realize in the form of hardware adds SFU software functional unit.
The above-mentioned integrated unit being realized in the form of SFU software functional unit can store and computer-readable deposit at one
In storage media.Above-mentioned SFU software functional unit is stored in a storage medium, including some instructions are used so that a computer
It is each that equipment (can be personal computer, server or the network equipment etc.) or processor (processor) execute the present invention
The part steps of embodiment the method.And storage medium above-mentioned includes: USB flash disk, mobile hard disk, read-only memory (Read-
Only Memory, ROM), random access memory (Random Access Memory, RAM), magnetic or disk etc. it is various
It can store the medium of program code.
Those skilled in the art can be understood that, for convenience and simplicity of description, only with above-mentioned each functional module
Division progress for example, in practical application, can according to need and above-mentioned function distribution is complete by different functional modules
At the internal structure of device being divided into different functional modules, to complete all or part of the functions described above.On
The specific work process for stating the device of description, can refer to corresponding processes in the foregoing method embodiment, and details are not described herein.
Finally, it should be noted that the above embodiments are only used to illustrate the technical solution of the present invention., rather than its limitations；To the greatest extent
Pipe present invention has been described in detail with reference to the aforementioned embodiments, those skilled in the art should understand that: its according to
So be possible to modify the technical solutions described in the foregoing embodiments, or to some or all of the technical features into
Row equivalent replacement；And these are modified or replaceed, various embodiments of the present invention technology that it does not separate the essence of the corresponding technical solution
The range of scheme.
Claims (10)
1. a kind of decoder decoding performance test method characterized by comprising
Test fixture sends test patterns source to decoder, so that the decoder is decoded the test patterns source, the survey
Examination code source includes sample code source and correct message code, and it is unsuccessful that sample code source can lead to the decoder decoding；
The test fixture obtains the decoding time and decoding result that the decoder is decoded the test patterns source；
The test fixture determines the decoding performance of the decoder according to the decoding time and the decoding result.
2. the method according to claim 1, wherein the test fixture to decoder send test patterns source it
Before, further includes:
Test fixture generates multiple test case libraries, and the test case library includes test case；
The test fixture is according to Test cases technology test patterns source；
The decoder is decoded the test patterns source, comprising:
The decoder executes decoding task according to the test patterns source, and the decoding task includes multiple subtasks；
Wherein, the test case library and the subtask correspond, and the test case in the test case library can
The decoder is caused to execute the subtask failure.
3. according to the method described in claim 2, it is characterized in that, sample code source is after at least two test cases merge
Code source, described two test cases are respectively from the different test case libraries.
4. according to the method described in claim 3, it is characterized in that, the test fixture obtains the decoder to the test
After decoding time and decoding result that code source is decoded, further includes:
If the decoding result indicates that the decoder decoding is unsuccessful, the test fixture increases in the test patterns source just
The digit of true message code obtains new test patterns source, so that the decoder is to the new test patterns source successfully decoded.
5. according to the method described in claim 4, it is characterized in that, the test fixture is according to the decoding time and the solution
Code result determines the decoding performance of the decoder, comprising:
The digit of the correct message code is determined according to the decoding result；
If the decoding time is in preset time range and the digit of the correct message code is less than presetting digit capacity, it is determined that
The decoding performance of the decoder is up to standard.
6. a kind of decoder decoding performance test device characterized by comprising
Sending module, for sending test patterns source to decoder, so that the decoder is decoded the test patterns source, institute
Stating test patterns source includes sample code source and correct message code, and it is unsuccessful that sample code source can lead to the decoder decoding；
Module is obtained, the decoding time and decoding result being decoded to the test patterns source for obtaining the decoder；
Analysis module, for determining the decoding performance of the decoder according to the decoding time and the decoding result.
7. decoder decoding performance test device according to claim 6, which is characterized in that further include:
Test case library generation module, for generating multiple test case libraries, the test case library includes test case；
Test patterns source generation module, for according to Test cases technology test patterns source.
8. decoder decoding performance test device according to claim 7, which is characterized in that sample code source is at least
Code source after two test cases merging, described two test cases are respectively from the different test case libraries.
9. decoder decoding performance test device according to claim 8, which is characterized in that further include:
Processing module increases in the test patterns source just when indicating that the decoder decoding is unsuccessful for the decoding result
The digit of true message code obtains new test patterns source, so that the decoder is to the new test patterns source successfully decoded.
10. decoder decoding performance test device according to claim 9, which is characterized in that the analysis module is specific
For determining the digit of the correct message code according to the decoding result；
If the decoding time is in preset time range and the digit of the correct message code is less than presetting digit capacity, it is determined that
The decoding performance of the decoder is up to standard.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610184358.3A CN105897376B (en) | 2016-03-28 | 2016-03-28 | Decoder decoding performance test method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610184358.3A CN105897376B (en) | 2016-03-28 | 2016-03-28 | Decoder decoding performance test method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105897376A CN105897376A (en) | 2016-08-24 |
| CN105897376B true CN105897376B (en) | 2019-01-08 |
Family
ID=57013894
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610184358.3A Active CN105897376B (en) | 2016-03-28 | 2016-03-28 | Decoder decoding performance test method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105897376B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108038398B (en) * | 2017-12-22 | 2021-03-23 | 珠海市君天电子科技有限公司 | Two-dimensional code analysis capability test method and device and electronic equipment |
| WO2022133855A1 (en) * | 2020-12-24 | 2022-06-30 | 北京小米移动软件有限公司 | Demodulation performance determining method and apparatus, and demodulation performance receiving method and apparatus |
| CN113671350B (en) * | 2021-08-23 | 2024-02-27 | 集创北方(珠海)科技有限公司 | Testing device and electronic equipment |
| CN115460189B (en) * | 2022-11-09 | 2023-04-11 | 腾讯科技（深圳）有限公司 | Processing equipment testing method and device, computer and storage medium |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101404806A (en) * | 2008-11-24 | 2009-04-08 | 北京天碁科技有限公司 | Method and system for testing HSDPA demodulation and decoding performance of wireless terminal equipment |
| CN102026017A (en) * | 2010-11-29 | 2011-04-20 | 福州瑞芯微电子有限公司 | Efficient test method for video decoding |
| CN102118230A (en) * | 2011-03-23 | 2011-07-06 | 华中科技大学 | Tree and tabular combined notation (TTCN)-based network protocol performance testing method |
| CN102148971A (en) * | 2010-02-04 | 2011-08-10 | 成都市世嘉电子实业有限公司 | Method of designing high-performance low-power consumption CAVLC decoder |
| CN104486791A (en) * | 2014-12-19 | 2015-04-01 | 上海斐讯数据通信技术有限公司 | Wireless access equipment anti-interference test system and method |
| CN105160118A (en) * | 2015-09-14 | 2015-12-16 | 电子科技大学 | 1090MHz-signal environmental evaluation system based on computer simulation |
-
2016
- 2016-03-28 CN CN201610184358.3A patent/CN105897376B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101404806A (en) * | 2008-11-24 | 2009-04-08 | 北京天碁科技有限公司 | Method and system for testing HSDPA demodulation and decoding performance of wireless terminal equipment |
| CN102148971A (en) * | 2010-02-04 | 2011-08-10 | 成都市世嘉电子实业有限公司 | Method of designing high-performance low-power consumption CAVLC decoder |
| CN102026017A (en) * | 2010-11-29 | 2011-04-20 | 福州瑞芯微电子有限公司 | Efficient test method for video decoding |
| CN102118230A (en) * | 2011-03-23 | 2011-07-06 | 华中科技大学 | Tree and tabular combined notation (TTCN)-based network protocol performance testing method |
| CN104486791A (en) * | 2014-12-19 | 2015-04-01 | 上海斐讯数据通信技术有限公司 | Wireless access equipment anti-interference test system and method |
| CN105160118A (en) * | 2015-09-14 | 2015-12-16 | 电子科技大学 | 1090MHz-signal environmental evaluation system based on computer simulation |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105897376A (en) | 2016-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105897376B (en) | Decoder decoding performance test method and device | |
| CN104461903B (en) | The method and apparatus of test client based on browser | |
| CN106354645B (en) | Test method and test platform based on background system service or interface | |
| CN104505126B (en) | A kind of dynamic memory test system and method | |
| US8140986B2 (en) | Generating test scenarios using reusable triggers indicating graphical user interface (GUI) elements and actions | |
| CN103617020B (en) | A kind of method and apparatus that random number is generated in application program | |
| CN104054125A (en) | Devices for redundant frame coding and decoding | |
| CN109871312B (en) | Interface testing method, device, equipment and readable storage medium | |
| CN104216823B (en) | A kind of automated testing method and master control set | |
| CN106203022A (en) | The method and apparatus that the application display of intelligent terminal is hidden | |
| CN109597653A (en) | Method, BIOS and the BMC of BIOS and BMC command interaction | |
| CN106647238A (en) | Method for refreshing redundant controller based on CAN line | |
| CN110532182A (en) | A kind of automated testing method and device of virtual platform | |
| CN106874202A (en) | Method, device and readable storage medium storing program for executing for unit testing | |
| CN106201864A (en) | A kind of application programming interface API method of testing, device and mobile device | |
| CN104579548B (en) | Transmission method and device based on management data input and output multi-source agreement | |
| CN110457224A (en) | Generate the method and device of test data | |
| CN108345453A (en) | Code generating method, code generator and readable storage medium storing program for executing | |
| CN103838638B (en) | Calibration method and device for FPGA plug-in storage | |
| CN104008043B (en) | Cross-terminal method of testing, end to be tested and test lead | |
| CN116306479A (en) | UVM-based Ethernet PHY universal verification platform and verification method | |
| CN205545212U (en) | Manchester code's codec based on FPGA | |
| CN109144840A (en) | A kind of test method, device and its equipment | |
| CN106776277A (en) | A kind of method of striding course test, device and electronic equipment | |
| CN107678967B (en) | Unit test coverage rate generation method and device, readable storage medium and equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |