CN105895754B - A kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting - Google Patents

A kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting Download PDF

Info

Publication number
CN105895754B
CN105895754B CN201610286233.1A CN201610286233A CN105895754B CN 105895754 B CN105895754 B CN 105895754B CN 201610286233 A CN201610286233 A CN 201610286233A CN 105895754 B CN105895754 B CN 105895754B
Authority
CN
China
Prior art keywords
inp
layers
nanometers
clads
technology
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201610286233.1A
Other languages
Chinese (zh)
Other versions
CN105895754A (en
Inventor
吴瑞华
唐琦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Guanganlun Optoelectronic Technology Co Ltd
Original Assignee
Wuhan Guanganlun Optoelectronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Guanganlun Optoelectronic Technology Co Ltd filed Critical Wuhan Guanganlun Optoelectronic Technology Co Ltd
Priority to CN201610286233.1A priority Critical patent/CN105895754B/en
Publication of CN105895754A publication Critical patent/CN105895754A/en
Application granted granted Critical
Publication of CN105895754B publication Critical patent/CN105895754B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)

Abstract

The invention discloses a kind of production methods of InGaAsP materials buried waveguide structure super-radiance light emitting diode chip, including:Using MOCVD epitaxy growing technology successively grown buffer layer, lower limit layer, multi-quantum well active region, upper limiting layer and p-type ohmic contact layer on the InP InP substrates for mix sulphur, an epitaxial wafer is constituted;Epitaxial wafer is performed etching to form ridge; high temperature is used in MOCVD reative cells and has pair epitaxial wafer under the conditions of big flow PH3 phosphine gas shields to be toasted for a long time, then is dropped under cryogenic conditions and continued to carry out burial growth to the side of ridge using MOCVD epitaxy growing technology;Continue to generate highly doped coating and contact layer using MOCVD epitaxy growing technology;It is fabricated to super-radiance light emitting diode chip by photoetching, etching, sputtering technology, alloy, scribing cleavage.The advantages of production method provided by the present invention, is:The boundary defect that Material growth goes out is few, reliable in quality, and manufactured device reliability is high, high power, wide spectrum and hot operation performance.

Description

A kind of making of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting Method
Technical field
The present invention relates to field of photoelectric technology more particularly to a kind of InGaAsP materials buried waveguide structure superradiation light-emittings The production method of two pole piece pieces.
Background technology
Super-radiance light emitting diode is a kind of spontaneous device that will radiate light amplification, and luminescence mechanism is a kind of strong excitation shape The radiation phenomenon oriented under state, photoelectric characteristic have both the height output work(of laser between laser and light emitting diode The advantages that rate and the wide spectrum characteristic of light emitting diode, at optical fibre gyro (FOG), optical coherence tomography (OCT) imaging technique with And the fields such as fiber optic communication tool has a wide range of applications.
And in the design of the waveguiding structure of super radiation light emitting tube, generally use ridge waveguide (RWG) structure, its advantage is that work Skill is simple, good reliability, but because RWG structures are weak index waveguides, and in active layer side to both without effective light field limit System, larger far-field divergence angle makes fibre-optical coupled power loss larger on Material growth direction, and fiber power is relatively low.Simultaneously Also it is not injected into the limitation of electric current, because leakage current is unable to control, in threshold current, far-field characteristic and reliability etc. Aspect is all good without ridge buried waveguide structure.
However, using ridge buried structure, light field mould is limited in and is buried in luminous zone, can preferably be carried out to electric current It is limited, is formed simultaneously the wave guiding effect of lateral index guide structure, manufactured chip has smaller threshold current, nearly circle Hot spot, the pattern of stabilization and smaller thermal resistance, but use reactive ion etching technology and chemical corrosion method wet selective Epitaxial wafer of corrosion technology pair performs etching to form ridge during, quaternary material active area can be carved, due to epitaxial material The difference of horizontal and vertical corrosion rate, and quaternary material (InGaAsP) corrosion rate is faster with respect to binary material (InP);Have Source region is quaternary material area can form pit with the increase of corrosion depth on the side of along ridge, therefore the side of ridge is caused to go out Existing injustice, is readily formed cavity, i.e. existing defects when burying growth to coning row, is brought to secondary epitaxy growth quality It is difficult.
Therefore, it improves ridge and buries secondary epitaxy growth quality, it is the best of raising chip reliability to reduce various defects Approach, therefore the quality of ridge burial growth is the most key.
Invention content
In order to solve the above technical problems, the main purpose of the present invention is to provide a kind of InGaAsP materials buried waveguide knots The production method of two pole piece piece of structure superradiation light-emitting.This method can be applied to improve in optical communication, CATV systems, photoelectric technology The growth technology method of buried structure light emitting devices chip reliability.
To achieve the above object, the present invention provides a kind of two pole piece of InGaAsP materials buried waveguide structure superradiation light-emitting The production method of piece, which is characterized in that including:Step 1, using MOCVD epitaxy growing technology, in the InP indium phosphides lining for mixing sulphur N-type InP buffer layers, lower waveguide layer, multiple quantum-well light-emitting area, upper ducting layer and the first p-type contact layer are grown on bottom successively, is constituted Epitaxial wafer;Step 2 continues to use reactive ion etching technology and chemical corrosion method wet selective corrosion technology pair One time epitaxial wafer performs etching, and etch depth is 1600~1800 nanometers, forms the shape of ridge;Step 3 in high temperature and has big An epitaxial wafer is toasted for a long time under the conditions of flow PH3 phosphine gas shields, then drops under cryogenic conditions and passes through choosing Selecting property growing technology is to grow I-InP clads, P-INP clads, N-INP clads, highly doped P- successively in ridge structure P+InGaAs layers of INP layers and highly doped P-InGaAsP layers and heavy doping contact layer;Step 4 continues to give birth to using MOCVD epitaxy Long technology generates highly doped coating and contact layer, completes the full structure fabrication of entire extension sheet material;And step 5, successively P side electrode is formed using photoetching, etching, sputtering technology, then is ground and forms N faces electrode with sputtering technology, scribing cleavage after alloy, And 1310nm super-radiance light emitting diode chips are formed to the light output end of chip plating anti-reflection film, wherein the substrate is to mix The indium phosphorus InP substrate of S;The thickness of the buffer layer of the indium phosphorus InP is 800 nanometers;The lower waveguide layer is InGaAsP, Thickness is 80 nanometers;The coating is p-type INP coatings, and thickness is 180 nanometers;The InGaAsP coatings are highly doped group The p-type InGaAsP coatings of part gradual change, thickness are 180 nanometers;The contact layer is highly doped p-type InGaAs ohmic contact layers, Thickness is 350 nanometers.
Further, in step 3, using MOCVD epitaxy growing technology, wherein coning row is buried in growth course, The high-temperature baking is at a temperature of 720 degree~730 degree, its flow of the big flow PH3 phosphines gas shield is 300~350 Milliliter is per minute, and it is to grow I- successively in ridge structure to be down to low temperature again by selective growth technology after long-time is toasted Layer of InP, P-INP layers, N-INP layers.
Further, in step 3, the long-time baking time is 15~25 minutes.
Further, in step 3, low-temperature epitaxy I-InP clads, P-INP clads, N-INP clads be 660~680 degree of progress, wherein the I-InP clads are intrinsic indium phosphide INP layers, thickness is 200 nanometers;The P-INP Clad is INP layers of p type inp, and thickness is 500 nanometers;The N-INP clads are INP layers of N-shaped, and thickness is received for 750 Rice.
Compared with prior art, two pole piece of InGaAsP materials buried waveguide structure superradiation light-emitting provided by the present invention The advantageous effect of the production method of piece is:Suitably and oversaturated gas shield by high-temperature heat treatment, while at increase Manage the superposition of time so that more favorable mass transport effect occurs for semiconductor material surface, after optimizing using the present inventionization Parameter can fill and lead up the pit that etching is formed so that when burying, spine side wall interface is relatively smooth, and defect is few.In addition, shining The process for making of two pole piece pieces is reproducible and can guarantee and accurately controls, so as to lean on and stability is strong.
Description of the drawings
Fig. 1 is 1310nm InGaAsP materials epitaxial structure schematic diagram of super-radiance light emitting diode of the present invention.
Fig. 2 is that the routinely condition of the present invention buries growth structure schematic diagram.
Fig. 3 is the burial growth complete structure schematic diagram after the Optimizing Process Parameters of the present invention.
Element explanation:
Fig. 1:1. substrate, 2. buffer layers, 3.U- types layer, 4. multiple quantum wells, 41. Quantum Well, 42. quantum are built, 5.U types Layer, 6.P type layers;
Fig. 2:7.I-InP clads, 8.P-INP clads, 9.N-INP clads;
Fig. 3:1. mix the INP substrates of S, 2.INP buffer layers, 3.InGaAsP lower limit layers, 4. multiple quantum well layers, It is 5.InGaAsP upper limiting layers, 6.P types layer of InP, 7.I-InP clads, 8.P-INP clads, 9.N-INP clads, 10. high Mix p-type InP coatings, 11. highly doped P-InGaAsP layers and heavily doped P-InGaAs ohmic contact layers, 12. light extraction ends, 13. backlights End.
Realization, functional characteristics and the advantage of the present invention will be described further with reference to attached drawing in conjunction with the embodiments.
Specific implementation mode
Below in conjunction with Figure of description, preferred embodiment of the present invention will be described, it should be understood that described herein Preferred embodiment only for the purpose of illustrating and explaining the present invention and is not intended to limit the present invention, and in the absence of conflict, this hair The feature in embodiment and embodiment in bright can be combined with each other.
Fig. 1 is 1310nm InGaAsP materials epitaxial structure schematic diagram of super-radiance light emitting diode of the present invention.Such as Shown in Fig. 1, the production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting according to the ... of the embodiment of the present invention Include the following steps:
It is slow to grow N-type InP using MOCVD epitaxy growing technology successively on the InP InP substrates for mix sulphur for step 1 Layer, lower waveguide layer, multiple quantum-well light-emitting area, upper ducting layer and the first p-type contact layer are rushed, an epitaxial wafer is constituted.In a reality It applies in example, step 1 specifically includes:Substrate 1 is toasted in MOCVD reaction chambers at 740 DEG C first, it is different to remove 1 bottom surface of lining Object.Grow N-type INP buffer layers (buffer), lower waveguide layer, the multiple quantum well light emitting of 0.8um successively on substrate at 690 DEG C Area, upper ducting layer and the first p-type contact layer constitute an epitaxial wafer.
Step 2 continues using reactive ion etching technology and chemical corrosion method wet selective corrosion technology to primary Epitaxial wafer performs etching, and etch depth is 1600~1800 nanometers, forms the shape of ridge.
Step 3 in high temperature and carries out an epitaxial wafer under the conditions of have big flow PH3 phosphine gas shields prolonged Baking, then drop under cryogenic conditions by selective growth technology ridge structure be successively growth I-InP clads, P-INP packets Coating, N-INP clads, highly doped P-INP layers and highly doped P-InGaAsP layers and P+InGaAs layers of heavy doping contact layer.
Further, in one embodiment in the step of three, using MOCVD epitaxy growing technology, wherein to coning row Bury growth course in, the high-temperature baking be at a temperature of 720 degree~730 degree, the big flow PH3 phosphines gas shield its Flow is 300~350 milliliters per minute, and low temperature is down to again by selective growth technology in ridge structure after long-time is toasted It is to grow I-InP layers, P-INP layers, N-INP layers successively.
Further, in one embodiment in the step of three, the long-time baking time is 15~25 minutes.
Further, in one embodiment in the step of three, low-temperature epitaxy I-InP clads, P-INP clads, N- INP clads are carried out at 660~680 degree, wherein the I-InP clads are intrinsic indium phosphide INP layers, thickness is received for 200 Rice;The P-INP clads are INP layers of p type inp, and thickness is 500 nanometers;The N-INP clads are INP layers of N-shaped, thick Degree is 750 nanometers.
It note that comparison diagram 2 and Fig. 3 can be clearly visible the effect for carrying out the Optimizing Process Parameters of the present invention, wherein Fig. 2 is The present invention routinely condition bury growth structure schematic diagram, and Fig. 3 be the present invention Optimizing Process Parameters after burial growth Complete structure schematic diagram.
As seen from Figure 2:Side wall state is looked by SEM (scanning electron microscope), routinely condition carries out burial life Long (be placed on MOCVD reaction chambers after epitaxial wafer cleaning and rise to after set temperature and directly start to grow), the side of ridge Boundary is still uneven, and especially in quaternary material region with the presence of pit, flat side wall is not filled out by INP clads completely It is flat.Relatively, as shown in figure 3, after selecting a complete epitaxial wafer again after the making of progress ridge, nitrogen drying is cleaned up Continue to be placed into MOCVD reative cells, before burying growth, in 720 degree~730 degree high temperature and there are big flow PH3 phosphines (300 ~350 ml/mins) baking in 15~25 minutes is carried out to an epitaxial wafer under protective condition, then drop to low temperature (660~ 680 degree) under the conditions of material by selective growth technology grow successively I-InP clads, P-INP clads, N-INP coat Layer.Different by baking time carry out many experiments comparison, as shown in Fig. 2, Fig. 3 and the following table 1, after Optimizing Process Parameters, Scanning electron microscope (SEM) checks side wall state, and spine side wall interface is relatively smooth, and defect is few.
Table 1 is at 735 DEG C and under big flow phosphine gas shield, the comparison of side wall state and baking time
Step 4, continue to use MOCVD epitaxy growing technology generate highly doped coating (for example, highly doped P-INP layers with And highly doped P-InGaAsP layers) and contact layer (for example, P+InGaAs layers of heavy doping contact layer), to complete entire epitaxial wafer The full structure fabrication of material.
Step 5 uses photoetching, etching, sputtering technology to form p side electrode, then is ground and forms the faces N with sputtering technology successively Electrode, scribing cleavage after alloy, and 1310nm super-radiance light emitting diodes are formed to the light output end of chip plating anti-reflection film Chip.
In the production method of above-mentioned two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting, the substrate To mix the indium phosphorus InP substrate of S;The thickness of the buffer layer of the indium phosphorus InP is 800 nanometers;The lower waveguide layer is InGaAsP, thickness are 80 nanometers;The coating is p-type INP coatings, and thickness is 180 nanometers;The InGaAsP coverings Layer is the p-type InGaAsP coatings of highly doped component-gradient, and thickness is 180 nanometers;The contact layer is highly doped p-type InGaAs Ohmic contact layer, thickness are 350 nanometers.
Advantageously, the making of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting provided by the present invention The advantageous effect of method is:Suitably and oversaturated gas shield by high-temperature heat treatment, while increasing processing time Superposition so that more favorable mass transport effect occurs for semiconductor material surface, uses the parameter after present inventionization optimization can be with Fill and lead up the pit that etching is formed so that spine side wall interface is relatively smooth when burying, and defect is few.In addition, light-emitting diodes chip Process for making it is reproducible and can guarantee and accurately control, so as to lean on and stability is strong.
It these are only the preferred embodiment of the present invention, be not intended to limit the scope of the invention, it is every to utilize this hair Equivalent structure or equivalent flow shift made by bright specification and accompanying drawing content is applied directly or indirectly in other relevant skills Art field, is included within the scope of the present invention.

Claims (2)

1. a kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting, which is characterized in that packet It includes:
Step 1, using MOCVD epitaxy growing technology, grown successively on the InP InP substrates for mix sulphur N-type InP buffer layers, Lower waveguide layer, multiple quantum-well light-emitting area, upper ducting layer and the first p-type contact layer constitute an epitaxial wafer;
Step 2 continues to use extension of reactive ion etching technology and chemical corrosion method wet selective corrosion technology pair Piece performs etching, and etch depth is 1600~1800 nanometers, forms the shape of ridge;
Step 3, in high temperature and a pair epitaxial wafer is toasted for a long time under the conditions of have big flow PH3 phosphine gas shields, Drop to again under cryogenic conditions by selective growth technology ridge structure be successively growth I-InP clads, P-INP clads, N-INP clads, highly doped P-INP layers and highly doped P-InGaAsP layers and P+InGaAs layers of heavy doping contact layer;
Step 4 continues to generate highly doped coating and contact layer using MOCVD epitaxy growing technology, completes entire extension sheet material The full structure fabrication of material;And
Step 5 uses photoetching, etching, sputtering technology to form p side electrode successively, then is ground and forms the faces N electrode with sputtering technology, Scribing cleavage after alloy, and 1310nm super-radiance light emitting diode chips are formed to the light output end of chip plating anti-reflection film,
The wherein described substrate is the indium phosphorus InP substrate for mixing S;The thickness of the buffer layer of the indium phosphorus InP is 800 nanometers;Institute It is InGaAsP to state lower waveguide layer, and thickness is 80 nanometers;The coating is p-type INP coatings, and thickness is 180 nanometers;It is described InGaAsP coatings are the p-type InGaAsP coatings of highly doped component-gradient, and thickness is 180 nanometers;The contact layer is highly doped P-type InGaAs ohmic contact layers, thickness be 350 nanometers;
In step 3, using MOCVD epitaxy growing technology, wherein being buried in growth course to coning row, the high-temperature baking It is at a temperature of 720 degree~730 degree, its flow of the big flow PH3 phosphines gas shield is 300~350 milliliters per minute, warp Cross for a long time toast after be down to again low temperature by selective growth technology ridge structure be successively grow I-InP layers, P-INP layers, N-INP layers;The long-time baking time is 15~25 minutes.
2. the production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting according to claim 1, It is characterized in that, in step 3, low-temperature epitaxy I-InP clads, P-INP clads, N-INP clads are 660~680 Degree carries out, wherein the I-InP clads are intrinsic indium phosphide INP layers, thickness is 200 nanometers;The P-INP clads are P INP layers of type indium phosphide, thickness are 500 nanometers;The N-INP clads are INP layers of N-shaped, and thickness is 750 nanometers.
CN201610286233.1A 2016-05-03 2016-05-03 A kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting Expired - Fee Related CN105895754B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610286233.1A CN105895754B (en) 2016-05-03 2016-05-03 A kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610286233.1A CN105895754B (en) 2016-05-03 2016-05-03 A kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting

Publications (2)

Publication Number Publication Date
CN105895754A CN105895754A (en) 2016-08-24
CN105895754B true CN105895754B (en) 2018-08-31

Family

ID=56703179

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610286233.1A Expired - Fee Related CN105895754B (en) 2016-05-03 2016-05-03 A kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting

Country Status (1)

Country Link
CN (1) CN105895754B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112838152B (en) * 2019-11-25 2022-06-14 山东浪潮华光光电子股份有限公司 Light emitting diode epitaxial structure with specific pattern and preparation method thereof
CN111180313A (en) * 2020-01-03 2020-05-19 中国科学院半导体研究所 Low-dislocation in-situ etching MOCVD secondary epitaxial growth method
CN112663137B (en) * 2020-12-28 2022-07-05 中电晶华(天津)半导体材料有限公司 Preparation method of silicon anti-epitaxial wafer

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101540358B (en) * 2008-03-19 2012-05-30 中国科学院半导体研究所 Manufacturing method of wide-spectrum high-power semiconductor superradiance LED
CN105098006B (en) * 2015-09-09 2017-08-25 中国科学院福建物质结构研究所 The preparation method and obtained light-emitting diode chip for backlight unit of a kind of super-radiance light emitting diode chip
CN105280763B (en) * 2015-09-14 2017-08-29 中国科学院福建物质结构研究所 A kind of preparation method of super-radiance light emitting diode and obtained light emitting diode

Also Published As

Publication number Publication date
CN105895754A (en) 2016-08-24

Similar Documents

Publication Publication Date Title
CN107710381B (en) Methods and devices involving high confinement factor III-nitride edge-emitting laser diodes with lattice-matched cladding layers
CN101859983B (en) Quantum cascade laser with photonic quasi-crystal waveguide and manufacture method thereof
US20030209771A1 (en) Dopant diffusion blocking for optoelectronic devices using InAlAs or InGaAlAs
CN105895754B (en) A kind of production method of two pole piece piece of InGaAsP materials buried waveguide structure superradiation light-emitting
CN103314488A (en) Semiconductor light emitting element and light emitting device
CN102611002B (en) Low divergence angle full Bragg reflector waveguide semiconductor laser array
CN101316027A (en) Production method of quantum well edge-emission semiconductor laser
CN102545052A (en) Edge-emitting diode semiconductor laser with raster structure
CN102593719A (en) Edge-emission semiconductor laser for improving light field distribution of active area
CN103532014A (en) Distributed Bragg feedback tunable laser and manufacturing method thereof
CN102891435B (en) High-power semiconductor laser with non-absorbing windows
CN104485578B (en) Transistor laser, and manufacturing method thereof
JP2011249767A (en) Method for manufacturing optical semiconductor device
CN1909309A (en) Integration method for electric absorption modulation laser and modular spot converter
US8472490B2 (en) Semiconductor optical element and integrated semiconductor optical element
JPH01501586A (en) Semiconductor structure and its manufacturing method
CN112259649A (en) Super-radiation light emitting diode and manufacturing method thereof
JP6807691B2 (en) Semiconductor optical device and its manufacturing method
CN105244761B (en) Quantum cascade laser coherent array structure, laser and its manufacturing method
CN103401140A (en) Semiconductor laser with novel cavity surface non-injection area window structure
JP6251934B2 (en) Manufacturing method of semiconductor laser
CN101841124A (en) High-power fundamental transverse mode flat plate coupling optical waveguide semiconductor laser structure
CN208078380U (en) A kind of integrated DFB semiconductor laser chip of high speed
Camacho-Aguilera et al. Electroluminescence of highly doped Ge pnn diodes for Si integrated lasers
CN101587927B (en) Light-emitting element and method for manufacturing same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180831

CF01 Termination of patent right due to non-payment of annual fee