CN105870164A - Gallium nitride-based transistor with high electron mobility - Google Patents

Gallium nitride-based transistor with high electron mobility Download PDF

Info

Publication number
CN105870164A
CN105870164A CN201610191581.0A CN201610191581A CN105870164A CN 105870164 A CN105870164 A CN 105870164A CN 201610191581 A CN201610191581 A CN 201610191581A CN 105870164 A CN105870164 A CN 105870164A
Authority
CN
China
Prior art keywords
layer
gan
barrier layer
charge
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610191581.0A
Other languages
Chinese (zh)
Other versions
CN105870164B (en
Inventor
曲兆珠
赵子奇
朱超
张后程
姜涛
胡子阳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ningbo University
Original Assignee
Ningbo University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ningbo University filed Critical Ningbo University
Priority to CN201610191581.0A priority Critical patent/CN105870164B/en
Publication of CN105870164A publication Critical patent/CN105870164A/en
Application granted granted Critical
Publication of CN105870164B publication Critical patent/CN105870164B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The invention relates to a gallium nitride-based transistor with high electron mobility. The gallium nitride-based transistor comprises a substrate, a GaN (gallium nitride) buffer layer, a channel layer, a barrier layer, and a source electrode, a drain electrode and a grid electrode on the barrier layer, a charge compensation layer between the grid electrode and the drain electrode, and a metal electrode and an insulating medium on the charge compensation layer from the bottom up in sequence; the gallium nitride-based transistor is characterized in that the channel layer, the barrier layer and the charge compensation layer are all made from the GaN material; the channel layer and the barrier layer are opposite in the direction of polarization; and the barrier layer and the charge compensation layer are opposite in the direction of polarization. Due to the polarized charge imbalance between the channel layer and the barrier layer, and between the barrier layer and the charge compensation layer, charges of the same quantity and opposite types are generated, and a charge automatically-balanced super-junction structure is formed; the problems of low reliability and low output power and the like caused by the reason that AlGaN and other materials are adopted for the barrier layer are solved; and meanwhile, the problem of charge imbalance of the existing super-junction GaN electric appliance is solved as well, so that that the performance of the device is improved.

Description

A kind of GaN base transistor with high electronic transfer rate
Technical field
The present invention relates to field of semiconductor devices, particularly relate to a kind of GaN base transistor with high electronic transfer rate.
Background technology
Gallium nitride (GaN) based high electron mobility transistor (HEMT) not only has that energy gap is big, critical to be punctured The excellent specific properties such as electric field height, electron saturation velocities height, good heat conductivity, radioprotective and good chemical stability, GaN Material can also form the two dimension electricity with high concentration and high mobility with the material such as aluminum indium gallium nitrogen (AlxInyGa1-x-yN) Edema of the legs during pregnancy (2DEG) hetero-junctions raceway groove.Therefore, GaN HEMT is particularly well-suited to high pressure, high-power and high temperature application neck Territory, is one of most potential transistor of applied power electronics.
Prior art GaN HEMT, as it is shown in figure 1, device generally uses the materials such as AlGaN as barrier layer, passes through Between GaN channel layer and AlGaN potential barrier, polarization charge is uneven and that formed 2DEG serves as conducting channel.But Technology is had to use the GaN HEMT of the barrier layer such as AlGaN to there is following deficiency:
Stress is produced, between channel layer and barrier layer owing to GaN material is different with AlGaN material lattice paprmeter Forming electron trap in hetero-junctions raceway groove and AlGaN potential barrier, the existence of electron trap not only can reduce raceway groove 2DEG Concentration, limits device output power, can cause current collapse effect simultaneously, reduces reliability and the life-span of device;
The lack of alignment of Al and the Ga element in AlGaN potential barrier, interferes its Periodic Potential, causes conjunction Gold scattering, reduces raceway groove 2DEG mobility and device output power;
Stress relaxation and inverse piezoelectric polarization in AlGaN potential barrier can substantially reduce raceway groove 2DEG concentration, and cause Current collapse effect, affects output and the range of application of device.
The impact that AlGaN potential barrier stress distribution uniformity all can be produced by multiple device preparation technology, and barrier layer should The uneven meeting of variation cloth causes the polarization Coulombian field to raceway groove 2DEG to scatter, thus reduce raceway groove 2DEG mobility and Device output power.
Additionally, the breakdown voltage actual value having made GaN HEMT at present still has relatively compared with its theoretical pressure limit Big gap, its main cause is that the problem of gate electric field concentration effect is difficult to the most effectively be solved.Work as GaN When HEMT is under high drain voltage, raceway groove electric lines of force is concentrated and is pointed to gate edge, forms peak electric field at gate edge, Make device, in the pressure of relatively low drain, avalanche breakdown just occur, it is impossible to give full play to the pressure advantage of height of GaN material.
2011, Nakajima et al. (GaN-based super heterojunction field effect transistors using The polarization junction concept.IEEE Electron Device Letters, 2011,32 (4): 542-544) propose A kind of superjunction AlGaN/GaN HEMT device solves gate electric field concentration effect.This HEMT device structure such as Fig. 2 Shown in, device grown one layer of GaN layer and p-type GaN layer in the AlGaN potential barrier between grid and drain electrode.By In the imbalance of GaN layer Yu AlGaN potential barrier interfacial polarization electric charge, in GaN layer and the meeting of AlGaN potential barrier interface Forming two-dimensional hole gas (2DHG), 2DHG is mainly derived from the impurity ionization in p-type GaN layer.When device bears Time pressure, forming super-junction structure in 2DHG and raceway groove between 2DEG, the two mutually exhausts, smooth electric field distribution in channel, Thus boost device breakdown voltage.
For the superjunction AlGaN/GaN HEMT device of prior art, owing to device channel 2DEG derives from AlGaN Barrier layer surface trap discharges, 2DEG with 2DHG source is different, simultaneously because p-type GaN material exists, " freezeout is imitated Should ", it is difficult to accomplish charge balance between 2DEG and 2DHG, and the charge unbalance problem in superjunction, can be due to device Part raceway groove produces peak value electric field and causes punch through voltage and decline, it is impossible to give full play to super-junction structure resistance to the height of GaN material Pressure feature.Additionally, " freeze-out effect " in p-type GaN material also can affect the heat stability of device.GaN layer and AlGaN The interface trap produced due to stress between barrier layer can cause current collapse effect, reduces the reliability of device.
Summary of the invention
The technical problem to be solved is to provide one can either avoid using AlGaN for above-mentioned prior art The problems such as the output decline caused Deng barrier layer and reliability, can solve again existing superjunction GaN HEMT electric charge not The GaN base transistor with high electronic transfer rate of equilibrium problem.
The present invention solves the technical scheme that above-mentioned technical problem used: a kind of gallium nitride based high electron mobility crystal Pipe, main by substrate, GaN cushion, channel layer, barrier layer, the source electrode on barrier layer, drain electrode With grid, source electrode and drain electrode are Ohmic contact, grid is Schottky contacts, the charge compensating layer between grid and drain electrode, Metal electrode on charge compensating layer and dielectric composition, it is characterised in that: described channel layer, barrier layer and electricity It is contrary that lotus layer of compensation is GaN material, channel layer and barrier layer polarised direction, barrier layer and charge compensating layer polarization side To on the contrary.
Device operation principle is as follows: although channel layer and barrier layer are GaN material, but due to the two polarised direction phase Instead, interface will form the clean polarization charge of high concentration, thus produces the 2DEG (or 2DHG) of high concentration, serves as device The conducting channel of part;It is similar to, between barrier layer and charge compensating layer, the 2DHG (or 2DEG) of high concentration will be formed. Owing to channel layer, barrier layer and charge compensating layer are GaN material, with barrier layer and electricity between channel layer and barrier layer The charge type formed between lotus layer of compensation is contrary, and density is identical, defines therebetween the super-junction structure of charge balance.
Further, between described GaN channel layer and GaN barrier layer, GaN barrier layer and GaN charge compensation Between Ceng, all combined by the technique of bonding.
In order to avoid drain and gate is directly turned on by GaN charge compensating layer, described GaN charge compensating layer can not It is connected with drain and gate simultaneously.
Further, described dielectric is high K medium, and relative dielectric constant is more than 15.
In order to avoid GaN charge compensating layer appearance potential floating, preferably controlling device property, described GaN electric charge is mended Repay preparation on layer and have metal electrode, between metal electrode and charge compensating layer, form Ohmic contact or Schottky contacts, metal Electrode potential is between grid voltage and drain voltage.
Compared with prior art, it is an advantage of the current invention that: 1, device cushion, channel layer, barrier layer and electric charge are mended Repay layer and be GaN material, in device, there is not strain, can effectively reduce electron trap densities in device, suppression device Current collapse effect, improves device output power and reliability;2, it is GaN material due to barrier layer, conjunction will not be produced , simultaneously because strain will not be produced in barrier layer, the most there is not the problem that stress distribution is uneven, will not produce in gold scattering Polarization Coulomb field scattering, can be effectively improved channel carrier mobility, thus improve device frequency characteristic and output; 3, not having inverse piezoelectric polarization in barrier layer, device bias voltage will not change channel carrier concentration, can effectively change Kind device current pull-in effect;4, the current-carrying formed between channel layer and barrier layer and between barrier layer and charge compensating layer Subtype is contrary, concentration is identical, can form therebetween the super-junction structure of charge balance, can be effectively improved prior art and surpass The problem of charge unbalance in knot GaN HEMT, simultaneously because mend with barrier layer and electric charge between channel layer and barrier layer Repay the carrier between layer and derive from polarization charge, rather than impurity ionization, " freeze-out effect " will not be produced, can be effective Boost device reliability.
Accompanying drawing explanation
Fig. 1 is the GaN HEMT-structure schematic diagram of prior art;
Fig. 2 is the superjunction GaN HEMT-structure schematic diagram of prior art;
Fig. 3 is the GaN HEMT-structure schematic diagram that the present invention proposes;
Fig. 4 A is the GaN HEMT process flow diagram in the embodiment of the present invention;
Fig. 4 B is the GaN HEMT process flow diagram in the embodiment of the present invention;
Fig. 4 C is the GaN HEMT process flow diagram in the embodiment of the present invention;
Fig. 4 D is the GaN HEMT process flow diagram in the embodiment of the present invention;
Fig. 4 E is the GaN HEMT process flow diagram in the embodiment of the present invention;
Fig. 4 F is the GaN HEMT process flow diagram in the embodiment of the present invention;
Fig. 4 G is the GaN HEMT process flow diagram in the embodiment of the present invention;
Fig. 5 be the GaN HEMT gate pole in the embodiment of the present invention and drain electrode between band structure schematic diagram;
Fig. 6 is the GaN HEMT transfer characteristic curve in the embodiment of the present invention;
Fig. 7 is the GaN HEMT that proposes of the present invention and prior art GaN HEMT channel laterally Electric Field Distribution when puncturing Relatively;
When Fig. 8 is temperature 300k, the GaN HEMT that the present invention proposes punctures with prior art superjunction GaN HEMT Time channel laterally Electric Field Distribution compare;
When Fig. 9 is temperature 200k, the GaN HEMT that the present invention proposes punctures with prior art superjunction GaN HEMT Time channel laterally Electric Field Distribution compare
Wherein, the parts that in figure, reference is corresponding are entitled:
101-substrate, 102-GaN cushion, 103-GaN channel layer, 104-GaN barrier layer, 105-source electrode, 106-drains, 107-grid, 108-GaN charge compensating layer, 109-dielectric, 110-metal electrode.
Detailed description of the invention
Below in conjunction with accompanying drawing embodiment, the present invention is described in further detail.
Fig. 4 A~Fig. 4 G is device architecture preparation technology schematic flow sheet proposed by the invention.Fig. 4 A is device extension Preparing, GaN cushion 102 and GaN channel layer 103 is prepared on substrate 101, and its polarised direction is upwards, GaN barrier layer 104 is prepared on substrate 1011, and its polarised direction is similarly upwards.In Fig. 4 B, by GaN raceway groove Layer 103 and GaN barrier layer 104 are combined by bonding technology, now GaN cushion 102 and GaN raceway groove Upwards, and GaN barrier layer 104 polarised direction becomes downward to layer 103 polarised direction, at GaN channel layer 103 and GaN Barrier layer 104 interface is uneven due to polarization charge, can form the 2DEG of high concentration, serve as the conducting channel of device. In Fig. 4 C, substrate 1011 is peeled off, and by chemically-mechanicapolish polishing thinning for GaN barrier layer 104 with etching technics To intended thickness;Being prepared on substrate 1012 by GaN charge compensating layer 108, its polarised direction is downward simultaneously. In Fig. 4 D, GaN barrier layer 104 and GaN charge compensating layer 108 is combined by bonding technology, now GaN charge compensating layer 108 polarised direction becomes upwards, owing to polarization charge is uneven, and GaN barrier layer 104 and GaN Charge compensating layer 108 interface will form the 2DHG of high concentration.In Fig. 4 E, substrate 1012 is peeled off, and by changing Learn mechanical polishing and GaN charge compensating layer 108 is machined to intended thickness and shape by etching technics.In Fig. 4 F, shape Become grid 107, source electrode 105, drain electrode 106 and metal electrode.In Fig. 4 G, form dielectric 109.
In order to verify the working mechanism of device architecture proposed by the invention, device shown in Fig. 4 G is emulated, emulation Parameter is given by table 1.Wherein charge compensating layer is positioned at and is connected with grid 107, and the distance of distance drain electrode 106 is 2 μm, On charge compensating layer, dielectric 109 thickness is 50nm.
Table 1 device simulation structural parameters
Fig. 5 show between device grids 107 and drain electrode 106 vertically band structure simulation result.Can from figure To find out, in charge compensating layer and barrier layer interface, valence band is bent upwards close to fermi level, is formed in this interface The 2DHG of high concentration, and at barrier layer with channel layer interface, conduction band is bent downwardly, and defines height in this interface The 2DEG of concentration.Barrier layer and channel layer interface 2DEG charging device conducting channel, and charge compensating layer and barrier layer The 2DHG at interface and raceway groove 2DEG forms super-junction structure, mutually exhausts when device bears pressure, extended device electric field Region, smooth electric field distribution in channel, thus boost device is pressure.
Fig. 6 show the transfer characteristic curve of device proposed by the invention.It can be seen that with prior art GaN HEMT transfer characteristic is similar to, and device is depletion type, and threshold voltage is-8.8V, and when grid voltage is 0V, drain 106 voltages During for 0.5V, device drain 106 electric current density is 0.47A/mm.
In order to be further characterized by inventing the pressure advantage of proposed GaN HEMT, Fig. 7 compares GaN proposed by the invention Channel laterally Electric Field Distribution when HEMT and prior art GaN HEMT (device architecture is as shown in Figure 1) punctures, Have AlGaN potential barrier 104 thickness in technology GaN HEMT be 30nm, Al component be 0.25, raceway groove 2DEG is dense Degree is 1.03 × 1013cm-2, other parameters of device are identical with table 1.Device electric breakdown strength is defined as (grid under cut-off state 107 voltages=-10V), 106 electric current densities that drain reach drain electrode 106 voltage during 1mA/mm.It can be seen that Due to grid 107 electric field concentration effect, edge, prior art GaN HEMT gate pole 107 forms peak electric field, device The most breakdown compared with low drain pressure, breakdown voltage is 145V.And for GaN HEMT proposed by the invention, due to The 2DHG and the raceway groove 2DEG that are formed between high leakage pressure GaN charge compensating layer 108 and GaN barrier layer 104 are mutual Exhausting, raceway groove defines smooth Electric Field Distribution, and device electric breakdown strength is 1296V, is prior art GaN HEMT 8.94 times.
In order to be further characterized by the reliability advantage of GaN HEMT proposed by the invention, simulate the present invention under different temperatures Proposed GaN HEMT compares with prior art superjunction GaN HEMT voltage endurance.Prior art superjunction GaN HEMT device structure is as in figure 2 it is shown, GaN layer thickness is 10nm;P-type GaN layer thickness is 40nm, adulterates dense Degree is 3 × 1020cm-3, during 300k, p-type GaN layer impurity ionization rate is 1%, and during 300k, 2DHG concentration is 1.2×1013cm-2, GaN layer and p-type GaN layer length are 4 μm;AlGaN potential barrier 104 thickness is 30nm, Al component is 0.25, and raceway groove 2DEG concentration is 1.03 × 1013cm-2, other parameters of device are identical with table 1.Fig. 8 is Channel laterally Electric Field Distribution when the GaN HEMT that during 300k, the present invention proposes and prior art superjunction GaN HEMT punctures Relatively.It can be seen that owing to, in prior art superjunction GaN HEMT, 2DHG concentration is higher than raceway groove 2DEG Concentration, when device bears pressure, 2DHG cannot be completely depleted, forms peak electric field at GaN layer edge, and device hits Wearing voltage is 1017V.And the GaN HEMT that the present invention proposes is due to 2DHG and 2DEG charge balance, in raceway groove Being formed without peak electric field, device is pressure improves 27.4% for 1296V, relatively prior art superjunction GaN HEMT.
When the GaN HEMT that when Fig. 9 is 200k, the present invention proposes and prior art superjunction GaN HEMT punctures, raceway groove is horizontal Compare to Electric Field Distribution.Due to the present invention propose GaN HEMT do not exist " freeze-out effect ", device electric breakdown strength with During 300k identical, be still 1296V.And for prior art superjunction GaN HEMT, due to p-type in p-type GaN layer There is " freeze-out effect " in impurity, 2DHG concentration strongly reduces along with the reduction of temperature, and 2DHG cannot completely depleted ditch Road 2DEG, device forms peak electric field, significantly reduces, only 194V during breakdown voltage relatively 300k at grid 107 edge.
Although above-described embodiment illustrates as a example by GaN base transistor with high electronic transfer rate (GaN HEMT), But proposed structure is applicable to the various structures transistor that other semi-conducting materials various are constituted.
The above, be only presently preferred embodiments of the present invention, and the present invention not does any pro forma restriction, every depends on Any simple modification of being made above example according to the technical spirit of the present invention, equivalent variations, each fall within the guarantor of the present invention Within the scope of protecting.

Claims (7)

  1. null1. a GaN base transistor with high electronic transfer rate,Main by substrate (101),GaN cushion (102),Channel layer (103),Barrier layer (104),Source electrode (105) on barrier layer (104)、Drain electrode (106) and grid (107),Charge compensating layer (108) between grid (107) and drain electrode (106),Metal electrode (110) on charge compensating layer (108) and dielectric (109) composition,It is characterized in that: described channel layer (103)、Barrier layer (104) and charge compensating layer (108) are GaN material,Channel layer (103) and barrier layer (104) polarised direction are contrary,Barrier layer (104) and charge compensating layer (108) polarised direction are contrary.
  2. GaN base transistor with high electronic transfer rate the most according to claim 1, it is characterized in that: between described channel layer (103) and barrier layer (104), between barrier layer (104) and charge compensating layer (108), all combined by the technique of bonding.
  3. GaN base transistor with high electronic transfer rate the most according to claim 1 and 2, it is characterised in that: described charge compensating layer (108) can not be connected with drain electrode (106) and grid (107) simultaneously.
  4. GaN base transistor with high electronic transfer rate the most according to claim 3, it is characterised in that: described metal electrode (110) current potential is between grid (107) voltage and drain electrode (106) voltage.
  5. GaN base transistor with high electronic transfer rate the most according to claim 1, described dielectric (109) is high K medium, and relative dielectric constant is more than 15.
  6. GaN base transistor with high electronic transfer rate the most according to claim 1, it is characterised in that: form Ohmic contact between described metal electrode (110) and charge compensating layer (108).
  7. GaN base transistor with high electronic transfer rate the most according to claim 1, it is characterised in that: form Schottky contacts between described metal electrode (110) and charge compensating layer (108).
CN201610191581.0A 2016-03-30 2016-03-30 A kind of GaN base transistor with high electronic transfer rate Active CN105870164B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610191581.0A CN105870164B (en) 2016-03-30 2016-03-30 A kind of GaN base transistor with high electronic transfer rate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610191581.0A CN105870164B (en) 2016-03-30 2016-03-30 A kind of GaN base transistor with high electronic transfer rate

Publications (2)

Publication Number Publication Date
CN105870164A true CN105870164A (en) 2016-08-17
CN105870164B CN105870164B (en) 2019-07-23

Family

ID=56627362

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610191581.0A Active CN105870164B (en) 2016-03-30 2016-03-30 A kind of GaN base transistor with high electronic transfer rate

Country Status (1)

Country Link
CN (1) CN105870164B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018157523A1 (en) * 2017-03-03 2018-09-07 上海新傲科技股份有限公司 Gallium nitride high electron mobility transistor having high breakdown voltage and formation method therefor
CN110504330A (en) * 2019-07-29 2019-11-26 广微集成技术(深圳)有限公司 A kind of Schottky diode and preparation method thereof
TWI682465B (en) * 2018-05-02 2020-01-11 黃志仁 Semiconductor structure for wide bandgap normally off mosfet
US10840343B1 (en) 2019-11-01 2020-11-17 Chih-Jen Huang Semiconductor structure for wide bandgap normally off MOSFET
CN113555429A (en) * 2021-07-06 2021-10-26 华南师范大学 Normally-on HFET device with high breakdown voltage and low on-resistance and preparation method thereof
WO2024041122A1 (en) * 2022-08-22 2024-02-29 湖南三安半导体有限责任公司 High-electron-mobility transistor and preparation method therefor

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103745990A (en) * 2014-01-22 2014-04-23 西安电子科技大学 Depletion algan/gan mishemt high voltage device and manufacturing method thereof
US20140326951A1 (en) * 2011-08-23 2014-11-06 Visic Technologies Ltd. Field effect power transistors
JP2015018998A (en) * 2013-07-12 2015-01-29 富士通株式会社 Compound semiconductor device and manufacturing method of the same
CN105097911A (en) * 2015-07-29 2015-11-25 电子科技大学 HEMT device with junction type semiconductor layer
CN205723544U (en) * 2016-03-30 2016-11-23 宁波大学 A kind of GaN base transistor with high electronic transfer rate

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140326951A1 (en) * 2011-08-23 2014-11-06 Visic Technologies Ltd. Field effect power transistors
JP2015018998A (en) * 2013-07-12 2015-01-29 富士通株式会社 Compound semiconductor device and manufacturing method of the same
CN103745990A (en) * 2014-01-22 2014-04-23 西安电子科技大学 Depletion algan/gan mishemt high voltage device and manufacturing method thereof
CN105097911A (en) * 2015-07-29 2015-11-25 电子科技大学 HEMT device with junction type semiconductor layer
CN205723544U (en) * 2016-03-30 2016-11-23 宁波大学 A kind of GaN base transistor with high electronic transfer rate

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018157523A1 (en) * 2017-03-03 2018-09-07 上海新傲科技股份有限公司 Gallium nitride high electron mobility transistor having high breakdown voltage and formation method therefor
US11158702B2 (en) 2017-03-03 2021-10-26 Shanghai Simgui Technology Co., Ltd. Gallium nitride high electron mobility transistor having high breakdown voltage and formation method therefor
TWI682465B (en) * 2018-05-02 2020-01-11 黃志仁 Semiconductor structure for wide bandgap normally off mosfet
CN110504330A (en) * 2019-07-29 2019-11-26 广微集成技术(深圳)有限公司 A kind of Schottky diode and preparation method thereof
CN110504330B (en) * 2019-07-29 2022-11-08 广微集成技术(深圳)有限公司 Schottky diode and preparation method thereof
US10840343B1 (en) 2019-11-01 2020-11-17 Chih-Jen Huang Semiconductor structure for wide bandgap normally off MOSFET
CN113555429A (en) * 2021-07-06 2021-10-26 华南师范大学 Normally-on HFET device with high breakdown voltage and low on-resistance and preparation method thereof
CN113555429B (en) * 2021-07-06 2024-01-19 华南师范大学 Normally open HFET device with high breakdown voltage and low on-resistance and method of making same
WO2024041122A1 (en) * 2022-08-22 2024-02-29 湖南三安半导体有限责任公司 High-electron-mobility transistor and preparation method therefor

Also Published As

Publication number Publication date
CN105870164B (en) 2019-07-23

Similar Documents

Publication Publication Date Title
CN105870164A (en) Gallium nitride-based transistor with high electron mobility
CN103035706B (en) A kind of vertical gallium nitride radical heterojunction field effect transistor with polarization doping current barrier layer
CN105140270B (en) A kind of enhanced HEMT device
CN102820325B (en) Gallium nitride-based hetero-junction field effect transistor with back electrode structure
CN105097911B (en) A kind of HEMT device with junction semiconductor layer
CN102856373B (en) High-electronic-mobility-rate transistor
CN104201202B (en) Gallium-nitride-based heterostructure field effect transistor with composite barrier layers
CN107093628A (en) The enhanced HEMT device of one kind polarization doping
CN106920844B (en) A kind of RESURF HEMT device with N-type floating buried layer
Jebalin et al. Unique model of polarization engineered AlGaN/GaN based HEMTs for high power applications
CN104269433B (en) Gallium-nitride-based enhancement type heterojunction field effect transistor with composite channel layer
CN104269434A (en) Transistor with high electronic mobility
CN105261643A (en) High-breakdown-voltage GaN-based high-electron-mobility transistor
CN104009076A (en) AlGaN/GaN heterojunction field effect transistor
CN102931230A (en) Double-heterojunction gallium nitride based HEMT (High Electron Mobility Transistor) taking aluminum-gallium-nitrogen as high-resistance layer and manufacturing method thereof
Rao et al. Simulation modelling of III-nitride/β-Ga2O3 HEMT for emerging high-power nanoelectronics applications
CN106549040A (en) A kind of back of the body potential barrier HEMT and preparation method
CN103594508A (en) Gallium nitride high electron mobility transistor of grid single field plate
Janakiraman et al. Silicon nitride back barrier in AlGaN/GaN HEMT to enhance breakdown voltage for satellite applications
CN106981506A (en) Nano wire GaN HEMTs
CN205723544U (en) A kind of GaN base transistor with high electronic transfer rate
CN104241351B (en) Gallium nitride radical heterojunction field effect pipe with internal composite field plate structure
Sque High-voltage GaN-HEMT devices, simulation and modelling
CN104157679B (en) A kind of gallium nitride base enhancement mode HFET
Guo et al. Effect of GaN cap layer on the electrical properties of AlGaN/GaN HEMT

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
EE01 Entry into force of recordation of patent licensing contract

Application publication date: 20160817

Assignee: Ningbo Science and Technology Innovation Association

Assignor: Ningbo University

Contract record no.: X2023980033633

Denomination of invention: A gallium nitride based high electron mobility transistor

Granted publication date: 20190723

License type: Common License

Record date: 20230317

EE01 Entry into force of recordation of patent licensing contract
EE01 Entry into force of recordation of patent licensing contract

Application publication date: 20160817

Assignee: NINGBO SHISHAN PIPES Co.,Ltd.

Assignor: Ningbo University

Contract record no.: X2023980035530

Denomination of invention: GaN based high electron mobility transistor

Granted publication date: 20190723

License type: Common License

Record date: 20230515

EE01 Entry into force of recordation of patent licensing contract