CN105824767B - Cut a control circuit and method and controller - Google Patents
Cut a control circuit and method and controller Download PDFInfo
- Publication number
- CN105824767B CN105824767B CN201610147999.1A CN201610147999A CN105824767B CN 105824767 B CN105824767 B CN 105824767B CN 201610147999 A CN201610147999 A CN 201610147999A CN 105824767 B CN105824767 B CN 105824767B
- Authority
- CN
- China
- Prior art keywords
- logical signal
- logical
- signal
- dram
- output unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
Abstract
The present invention provides one kind and cuts a control circuit and method and controller.Wherein circuit includes: logical signal output unit, for connecting with DRAM；Logical signal control unit, it is connect with logical signal output unit, a variety of logical signals for receiving input and the position of cutting to match with DRAM type number control signal, and the logical signal that position control signal matches is selected and cut from a variety of logical signals of input according to position control signal is cut, and the logical signal to match is sent to logical signal output unit；Logical signal output unit is also used to the matched logical signal of output phase to DRAM.It realizes the application of different model DRAM, using logical signal control unit selection function instead of resistance gating signal function, without complicated wiring, it effectively overcomes tradition and cuts a defect for control circuit difficult wiring, the area of integrated circuit board is also reduced simultaneously, reduces design cost.
Description
Technical field
The present invention relates to electronic chip technology fields, cut a control circuit and method and controller more particularly to one kind.
Background technique
With being growing more intense for computer flat panel and TV box market competition, the cost control of design scheme also becomes more
It is severe.Memory is one of most important component part of entire embedded system, in PCBA (the Printed Circuit of planner
Board Assembly, printed circuit board) in, DRAM (deposit by Dynamic Random Access Memory, dynamic randon access
Reservoir) it is one of component mostly important also the most expensive in entire PCBA.
But due to the complicated variety of the limitation of production technology and semiconductor storage, the DRAM produced in producing line is total
Inevitably there are some defective products, it is abnormal that part DRAM can have a certain partial address region, but rest part stores
The case where region can be used normally, such as J, K, P, Q, L model DRAM particle are exactly a kind of form of problem print, wherein
J, K of DRAM, P, Q, L-type number be it is defined according to the unlike signal of DRAM each address pin input, e.g., J-type DRAM's
A14 address pin must fix input 0, and the A14 address pin of K-type DRAM must fix input 1, the A13 address pin palpus of p-type DRAM
Fixed input 0, A14 address pin must input A13 logical signal, and the A13 address pin of Q type DRAM must fix input 1, A14
Location pin must input A13 logical signal, and the A13 address pin and A14 address pin of L-type DRAM must input A13 logical signal.
The partial address pin of these above-mentioned DRAM need to be newly defined as new address signal, these DRAM, which become, cuts a DRAM, cut position
The price of DRAM is 2/3 or so of normal DRAM price, and cutting a DRAM if these can drop significantly using suitably
The design cost of low planner.
What a DRAM was cut in traditional support cuts that a control circuit is as depicted in figs. 1 and 2, passes through the resistance in gating circuit
It supports the DRAM of different model, thus needs in script with regard to reserving the position of resistance in the very high printed circuit board of integrated level
It sets, increases the wiring difficulty of printed circuit board.
Summary of the invention
In consideration of it, it is necessary to it is traditional cut a control circuit and increase printed circuit board wiring difficulty aiming at the problem that, mention
A control circuit and method and controller are cut for one kind.
To reach goal of the invention, one kind is provided and cuts a control circuit, the circuit includes:
Logical signal output unit, for being connect with DRAM；
Logical signal control unit is connect with the logical signal output unit, a variety of logic letters for receiving input
Number and cut position control signal with what the DRAM type number matched, and signal is controlled from a variety of described of input according to the position of cutting
It selects to control the logical signal that signal matches with the position of cutting in logical signal, and the logical signal to match is transmitted
To the logical signal output unit；It is described cut position control signal by main control chip according to the logical signal output unit company
The DRAM type number connect generates, and exports to the logical signal control unit；
The logical signal output unit is also used to export the logical signal to match to the DRAM.
The logical signal output unit includes the first logical signal output unit to N in one of the embodiments,
Logical signal output unit, wherein N >=2；
The first logical signal output unit to the N logical signal output unit for respectively with the DRAM phase
The address pin connection answered；
The logical signal control unit is defeated to the N logical signal with the first logical signal output unit respectively
Unit connects out, controls signal for obtaining a variety of logical signals for receiving input and the position of cutting；
The logical signal control unit is also used to cut position control signal according to from a variety of logical signals of input
Selection and the logical signal cutting position control signal and matching, and the logical signal to match is passed through into corresponding logic
Signal output unit is sent to the appropriate address pin of the DRAM.
The received a variety of logical signals of the logical signal control unit include needed for DRAM in one of the embodiments,
All logical signals.
The logical signal control unit includes the first logical signal control unit to N in one of the embodiments,
Logical signal control unit, wherein N >=2；
The first logical signal control unit is connect with the first logical signal output unit, for receive with it is described
The first of the appropriate address pin of the DRAM of first logical signal output unit connection cuts position control signal, and according to described
First, which cuts position control signal, selects to cut the logic that position control signal matches with described first from a variety of logical signals of input
Signal, and the logical signal to match is sent to the first logical signal output unit, first logical signal
The logical signal that matches described in output unit output is to the DRAM；
The N logical signal control unit is connect with the N logical signal output unit, for receiving and described the
The N of the appropriate address pin of the DRAM of N logical signal output unit connection cuts position control signal, and according to the N
Position control signal is cut to select to cut the logical signal that position control signal matches with the N from a variety of logical signals of input,
And the logical signal to match is sent to the N logical signal output unit, the N logical signal output unit
The logical signal to match described in output is to the DRAM.
The first logical signal control unit is to the N logical signal control unit in one of the embodiments,
The quantity of the received logical signal successively increases.
The present invention also provides one kind to cut a control method, which comprises
Logical signal control unit, which is received, cuts position control signal with what DRAM type number matched, and the logical signal output is single
It is first to be connect with the logical signal control unit；It is described cut position control signal by main control chip according to the logical signal output
The DRAM type number of unit connection generates, and exports to the logical signal control unit；
The logical signal control unit receives a variety of logical signals of input；
The logical signal control unit cut according to position control signal select from a variety of logical signals of input and
It is described to cut the logical signal that matches of position control signal, and it is defeated that the logical signal to match is sent to the logical signal
Unit out；
The logical signal output unit exports the logical signal to match to the DRAM.
In one of the embodiments, further include:
The logical signal control unit obtain the first address pin of the DRAM first cut position control signal, it is described
The first address pin of DRAM is connect with the first logical signal output unit, and the first logical signal output unit is patrolled with described
Collect signaling control unit connection；
The logical signal control unit receives a variety of logical signals of input；
The logical signal control unit cuts the position control a variety of logical signals of the signal from input according to described first
Middle selection cuts the logical signal that position control signal matches with described first, and the logical signal to match is sent to institute
State the first logical signal output unit；
The first logical signal output unit exports the logical signal to match to described the of the DRAM
One address pin；
The N for the N address pin that the logical signal control unit obtains the DRAM cuts position control signal, described
The N address pin of DRAM is connect with N logical signal output unit, the N logical signal output unit and the logic
Signaling control unit connection；
The logical signal control unit receives a variety of logical signals of input；
The logical signal control unit cuts position control signal from a variety of logical signals of input according to the N
Selection cuts the logical signal that matches of position control signal with the N, and the logical signal to match is sent to described
N logical signal output unit；
The N logical signal output unit exports the logical signal to match to the N of the DRAM
Address pin, wherein N >=2.
The received a variety of logical signals of the logical signal control unit include needed for DRAM in one of the embodiments,
All logical signals.
In one of the embodiments, further include:
First logical signal control unit obtain the first address pin of the DRAM first cut position control signal, it is described
The first address pin of DRAM is connect with the first logical signal output unit, the first logical signal output unit and described the
The connection of one logical signal control unit；
The first logical signal control unit receives a variety of logical signals of input；
The first logical signal control unit cuts position control a variety of logical signals of the signal from input according to described first
Middle selection cuts the logical signal that position control signal matches with described first, and the logical signal to match is sent to institute
State the first logical signal output unit；
The first logical signal output unit exports the logical signal to match to described the of the DRAM
One address pin；
The N that N logical signal control unit obtains the address pin of the N address pin of the DRAM cuts position control letter
Number, the N address pin of the DRAM is connect with N logical signal output unit, the N logical signal output unit and institute
State the connection of N logical signal control unit；
The N logical signal control unit receives a variety of logical signals of input；
The N logical signal control unit cuts position control signal from a variety of logical signals of input according to the N
Selection cuts the logical signal that matches of position control signal with the N, and the logical signal to match is sent to described
N logical signal output unit；
The N logical signal output unit exports the logical signal to match to the N of the DRAM
Address pin, wherein N >=2.
The first logical signal control unit is to the N logical signal control unit in one of the embodiments,
The quantity of the received logical signal successively increases.
The present invention also provides a kind of controllers, including main control chip, further includes:
Logical signal output unit, for being connect with DRAM；
Logical signal control unit is connect, for connecing respectively with the main control chip and the logical signal output unit
The a variety of logical signals and cut position control signal with what the DRAM type number matched that the main control chip provides are received, and according to institute
It states and cuts position control signal and select to control the logic that matches of signal number with the position of cutting from a variety of logical signals of input
Signal, and the logical signal to match is sent to the logical signal output unit；The position control signal of cutting is by institute
It states main control chip to be generated according to the DRAM type number connecting with the logical signal output unit, and exports to the logical signal control
Unit processed；
The logical signal output unit is also used to export the logical signal to match to the DRAM.
The beneficial effect comprise that
Above-mentioned to cut a control circuit and method and controller, logical signal control unit controls signal from input according to position is cut
A variety of logical signals in select and cut the logical signal that matches of position control signal, and by the logical signal to match by patrolling
It collects signal output unit to export to DRAM, to realize the application of different model DRAM, and it utilizes logical signal control unit
Selection function therefore, effectively overcome tradition without complicated wiring instead of the function of resistance gating signal and cut position control
The defect of wiring difficulty processed, meanwhile, the area of integrated circuit board is also reduced, design cost is reduced.
Detailed description of the invention
Fig. 1 is traditional connection schematic diagram for cutting a control circuit, controller and DRAM；
Fig. 2 is traditional structural schematic diagram for cutting a control circuit；
Fig. 3 is the structural schematic diagram for cutting a control circuit in one embodiment；
Fig. 4 is the structural schematic diagram for cutting a control circuit in another embodiment；
Fig. 5 is the flow diagram for cutting a control method in one embodiment；
Fig. 6 is the structural schematic diagram of the controller in one embodiment.
Specific embodiment
In order to make the objectives, technical solutions, and advantages of the present invention clearer, right with reference to the accompanying drawings and embodiments
The present invention cuts a control circuit and method and controller is further elaborated.It should be appreciated that described herein specific
Embodiment only to explain the present invention, is not intended to limit the present invention.
In one embodiment, as shown in figure 3, providing one kind cuts a control circuit, which includes:
Logical signal output unit 100, for being connect with DRAM.Logical signal control unit 200 is exported with logical signal
Unit 100 connect, a variety of logical signals for receiving input and with DRAM type number match cut position control signal, and according to
It cuts position control signal and selects and cut the control signal logical signal that matches in position from a variety of logical signals of input, and by phase
The logical signal matched is sent to logical signal output unit 100.Logical signal output unit 100, it is matched to be also used to output phase
Logical signal is to DRAM.
In the present embodiment, the main control chip of controller be logical signal control unit 200 provide a variety of logical signals and
Cut position control signal, wherein main control chip can export different positions of cutting according to the difference for cutting a DRAM connected and control signal,
Due to the input signal of the corresponding address pin of every kind of DRAM be it is fixed, such logical signal control unit 200 can root
It selects to believe with the input of DRAM address pin from a variety of logical signals of input according to the position control signal of cutting of its input terminal input
Number logical signal to match, and exported the logical signal to match into DRAM by logical signal output unit 100, with
The function of DRAM is set completely to be applicable in, performance can be substantially unaffected, and can effectively be supported to cut a DRAM in this way, be made it
Corresponding function is completed, the price due to cutting a DRAM only has 2/3 or so of normal DRAM price, can substantially reduce into
This.Wherein, the model of DRAM includes routine DRAM, J-type DRAM, K-type DRAM, p-type DRAM, Q type DRAM and L-type DRAM.Cut position
Control signal is generated by main control chip according to the DRAM type number connecting with logical signal output unit, and is exported and given logical signal control
Unit 200 processed.
Traditional use it is as shown in Figure 2 cut a control circuit when supporting to cut DRAM, need in integrated printing electricity
6 resistance positions are reserved in the plate of road, give the very intensive printed circuit board of natively cabling increased wiring difficulty, and this implementation
A control circuit of cutting in example utilizes the selection function of logical signal control unit 200 instead of the function of resistance gating signal,
It without complicated wiring, only need to simply connect, therefore tradition can effectively be overcome to cut a control circuit difficult wiring
Defect.Meanwhile because without giving component reserved location, and logical signal control unit 200 can be the member of a very little
Device, such as: MUX (Multiplexers, multiple selector), it is possible to which the effective area for reducing printed circuit board utilizes
Product tends to sophistication.Also, a traditional control circuit of cutting requires 2 additional resistance when supporting to cut DRAM
Gating signal, printed circuit board every in this way require to increase corresponding Material Cost, if will also expend when producing in enormous quantities
One considerable expense, and a control circuit is cut when supporting to cut DRAM in the present embodiment, it is to be controlled by logical signal
Unit selection logical signal, there is no need to resistance to carry out gating signal, greatly reduce the waste of Material Cost.
In one embodiment, logical signal output unit 100 includes that the first logical signal output unit to N logic is believed
Number output unit, wherein N >=2.First logical signal output unit to N logical signal output unit for respectively with it is described
The corresponding address pin connection of DRAM.Logical signal control unit 200 respectively with the first logical signal output unit to N logic
Signal output unit connection, a variety of logical signals for receiving input control signal with position is cut.Logical signal control unit 200
It is also used to select from a variety of logical signals of input and cut the logical signal that matches of position control signal according to cutting position and control signal,
And the logical signal to match is sent to the appropriate address pin of DRAM by corresponding logical signal output unit.
An as shown in Figure 2 control circuit of cutting can only have the DRAM of "abnormal" effective for A13 address pin, if being changed to it
His cuts a DRAM, then needs to remake printed circuit board, spends high time and efforts.In order to meet different model
Multiple logical signal output units are arranged in DRAM, and each logical signal output unit corresponds to a kind of address pin of DRAM, in this way
It can be applicable in the DRAM that different address pin has "abnormal", the DRAM of various models perfect can be applicable in, substantially increase and cut
The practicability and compatibility of position control circuit.And on the basis of existing DRAM type, also it is prefixed and is possible to applicable in the future
Address pin, scalability is strong, further improves the practicability and compatibility for cutting a control circuit.
Preferably, in one embodiment, the received a variety of logical signals of logical signal control unit 200 include DRAM institute
All logical signals needed.
Logical signal control unit can provide various required logical signals for multiple logical signal output units in this way,
It avoids because the missing bring of certain logical signal does not support the defect of certain model DRAM.Required all logical signal roots
It is obtained according to the model of existing DRAM currently on the market.
Wherein, logical signal includes logic zero signal, 1 signal of logic, A13 logical signal, A14 logical signal and A15 logic
Signal.
In one embodiment, the logical signal control unit includes the first logical signal control unit to N logic
Signaling control unit, wherein N >=2.First logical signal control unit is connect with the first logical signal output unit, for receiving
The first of the appropriate address pin for the DRAM connecting with the first logical signal output unit cuts position control signal, and cuts according to first
Position control signal, which select to cut position with first from a variety of logical signals of input, controls the logical signal that matches of signal, and by phase
Matched logical signal is sent to the first logical signal output unit, the first matched logic of logical signal output unit output phase
Signal is to the DRAM.N logical signal control unit is connect with N logical signal output unit, for receiving and N logic
The N of the DRAM appropriate address pin of signal output unit connection cuts position control signal, and cuts position according to N and control signal from defeated
It selects to cut the logical signal that position control signal matches with N in a variety of logical signals entered, and the logical signal that will be matched
It is sent to the N logical signal output unit, the logical signal to match described in the output of N logical signal output unit to institute
State DRAM.
In order to avoid the selection switch connection bring of logical signal control unit and all logical signal output units
The problem of circuit is chaotic and circuit is easy to appear failure, setting logical signal control unit is also multiple, and is believed with multiple logics
Number output unit corresponds, i.e., each logical signal output unit connect with a logical signal control unit, in this way can
Realize the function of supporting various model DRAM, moreover it is possible to avoid the problem that circuit is chaotic and fault easily occur.Wherein, it each patrols
The logical signal for collecting signaling control unit input can include all signals needed for DRAM.
Preferably, in one embodiment, the first logical signal control unit to the N logical signal control unit connects
The quantity for the logical signal received successively increases.
By cutting the characteristic of a DRAM currently on the market it is found that the case where "abnormal" usually address pin occurs in address pin
What fixed 0 signal of input logic, 1 signal of logic or current address pin inputted is the logical signal of a upper address pin, and
Conventional DRAM then need to only input normal logical signal.Therefore, the first logical signal control unit only needs input logic 0
Signal, 1 signal of logic and normal first logical signal, the second logical signal control unit only need 0 signal of input logic,
1 signal of logic, the first logical signal and the second logical signal ... N logical signal control unit export logic zero signal, logic
1 signal, the first logical signal, the second logical signal ..., N logical signal, in this way, being both able to satisfy existing various in the market
The DRAM of model, and reduction logic circuit that can be opposite, reduce the design complexities and cost of integrated circuit board.
It is described in detail below in conjunction with embodiment shown in Fig. 4: in the embodiment shown in fig. 4, cutting position control electricity
Road includes the first logical signal control unit, the second logical signal control unit and third logical signal control unit.Wherein
One logical signal control unit output end connection the first logical signal output unit be A13 logical signal output unit, first
The logical signal of logical signal control unit input includes logic zero signal, 1 signal of logic and A13 logical signal；Second logic letter
Second logical signal output unit of number control unit output end connection is A14 logical signal output unit, the second logical signal
The logical signal of control unit input includes logic zero signal, 1 signal of logic, A13 logical signal and A14 logical signal；Third is patrolled
Collecting signaling control unit output end connection third logical signal output unit is A15 logical signal output unit, third logic letter
The logical signal of number control unit input includes logic zero signal, 1 signal of logic, A13 logical signal, A14 logical signal and A15
Logical signal.Wherein, A13 logical signal output unit with the A13 address pin of DRAM for connecting, the output of A14 logical signal
For connecting with the A14 address pin of DRAM, A15 logical signal output unit is used to connect with the A15 address pin of DRAM unit
It connects.When cutting a control circuit and supporting different DRAM, when such as DRAM being J-type DRAM, the selection of the first logical signal control unit
A13 logical signal, and A13 logical signal is exported to the A13 address pin of DRAM, the selection of the second logical signal control unit is patrolled
0 signal is collected, and logic zero signal is exported to the A14 address pin of DRAM, since J-type DRAM does not have A15 address pin,
Third logical signal control unit just can make the function of J-type DRAM be able to completely be applicable in this way, use J without being selected
Type DRAM meets the performance requirement of system on the basis of reducing system cost.Alternatively, first patrols when such as DRAM is p-type DRAM
It collects signaling control unit and selects logic zero signal, and logic zero signal is exported to the A13 address pin of DRAM, the second logical signal
Control unit selects A13 logical signal, and A13 logical signal is exported to the A14 address pin of DRAM, since p-type DRAM does not have
There is A15 address pin, therefore third logical signal control unit just can make the function of p-type DRAM without being selected in this way
It is able to completely be applicable in, using p-type DRAM on the basis of reducing system cost, meets the performance requirement of system.Similar, this reality
The control circuit of cutting applied in example is also applied for K-type DRAM, Q type DRAM and L-type DRAM, and details are not described herein again.In the embodiment
Three exportable logical signals of logical signal output unit for cutting a control circuit are as shown in table 1, three logical signal controls
Unit is as shown in table 2 according to the logical signal that the different model of DRAM is selected.
Table 1
Table 2
| DRAM type | A13_out | A14_out | A15_out |
| It is conventional | A13 | A14 | A15 |
| J | A13 | logic 0 | / |
| K | A13 | logic 1 | / |
| P | logic 0 | A13 | / |
| Q | logic 1 | A13 | / |
| L | A13 | A13 | / |
From in above-described embodiment as can be seen that cutting a control circuit and can support different model in the present embodiment
DRAM, and without selecting according to the DRAM of different model or remaking different printed circuit boards, design cost is reduced, is improved
The applicability and compatibility of circuit.It, only need to be by the address pin of DRAM when cutting the DRAM of a control circuit support different model
It is connected on corresponding logical signal output unit, logical signal control unit can voluntarily be selected according to the model of DRAM and it
Matched logical signal is not necessarily to the gating signal of extra component (such as resistance), reduces Material Cost to a certain extent, electricity
Road wiring is simple, and the area occupied of circuit can be made smaller, so that integrated circuit board be made to more tend to smart smallization, meets existing market
Requirement to electronic product sophistication.
In one embodiment, as shown in figure 5, additionally providing one kind cuts a control method, this method comprises:
S100, logical signal control unit, which is received, cuts position control signal with what DRAM type number matched, and DRAM and logic are believed
The connection of number output unit, logical signal output unit are connect with the logical signal control unit.
S200, logical signal control unit receive a variety of logical signals of input.
S300, logical signal control unit select and cut position from a variety of logical signals of input according to position control signal is cut
The logical signal that control signal matches, and the logical signal to match is sent to logical signal output unit.
S400, logical signal output unit export the logical signal to match to DRAM.
A control method is cut in the present embodiment, logical signal control unit receives a variety of logical signals of input and cuts position
Control signal, due to the corresponding input signal of the address pin of the DRAM of every kind of model be it is fixed, main control chip can
Suitably to cut position control signal according to the output of the model of DRAM, logical signal control unit is from a variety of logical signals of input
The logical signal that position control signal matches is selected and cuts, and the logical signal to match is defeated by logical signal output unit
Out to DRAM, to realize the application of different model DRAM, and its using logical signal control unit selection function instead of
The function of resistance gating signal only need to be connected simply without complicated wiring, therefore effectively tradition can be overcome to cut
The defect of position control circuit difficult wiring.Meanwhile because without giving component reserved location, and logical signal control unit can be with
Tend to sophistication using product so also reducing the area of integrated circuit board for the component of a very little.And it is not necessarily to
The components such as additional resistance, reduce design cost.
In one embodiment, further includes:
S100a, the first of the first address pin of the first logical signal control unit reception DRAM cut position control signal,
The first address pin of DRAM is connect with the first logical signal output unit, the first logical signal output unit and logical signal control
Unit connection processed.
S200a, logical signal control unit receive a variety of logical signals of input.
S300a, logical signal control unit cut position according to described first and control a variety of logics letters of the signal from input
It selects to cut the logical signal that position control signal matches with described first in number, and the logical signal to match is sent to
The first logical signal output unit.
S400a, the first logical signal output unit export the logical signal to match to described in the DRAM
First address pin.
S100b, the N that logical signal control unit obtains the N address pin of DRAM cut position control signal, and the of DRAM
N address pin is connect with N logical signal output unit, and N logical signal output unit is connect with logical signal control unit.
S200b, logical signal control unit receive a variety of logical signals of input.
S300b, logical signal control unit are cut position control signal according to the N and are selected from a variety of logical signals of input
It selects and cuts the logical signal that position control signal matches with N, and the logical signal to match is sent to the output of N logical signal
Unit.
S400b, N logical signal output unit export the logical signal to match to the N address pin of DRAM,
In, N >=2.
In one embodiment, the received a variety of logical signals of the logical signal control unit include institute needed for DRAM
There is logical signal.
In one embodiment, further includes:
S110a, the first of the first address pin of the first logical signal control unit acquisition DRAM cut position control signal,
The first address pin of DRAM is connect with the first logical signal output unit, and the first logical signal output unit and the first logic are believed
The connection of number control unit.
S210a, the first logical signal control unit receive a variety of logical signals of input.
S310a, the first logical signal control unit cut position according to described first and control signal from a variety of logics of input letter
It selects to cut the logical signal that position control signal matches with described first in number, and the logical signal to match is sent to
The first logical signal output unit.
S410a, the first logical signal output unit export the logical signal to match to described in the DRAM
First address pin.
The N that S110b, N logical signal control unit obtain the address pin of the N address pin of the DRAM cuts position
Control signal, the N address pin of DRAM connect with N logical signal output unit, N logical signal output unit with it is described
The connection of N logical signal control unit.
S210b, N logical signal control unit receive a variety of logical signals of input.
S310b, N logical signal control unit cut position control a variety of logical signals of the signal from input according to the N
The logical signal that position control signal matches is cut in middle selection with the N, and the logical signal to match is sent to institute
State N logical signal output unit.
S410b, N logical signal output unit export the logical signal to match to the N address pin of DRAM,
In, N >=2.
In one embodiment, the first logical signal control unit to the N logical signal control unit receives
The quantity of the logical signal successively increase.
The principle solved the problems, such as due to the method cuts that a control circuit is similar to aforementioned one kind, and the implementation of this method can
With referring to the implementation of aforementioned circuit, overlaps will not be repeated.
Those of ordinary skill in the art will appreciate that realizing all or part of the process in above-described embodiment method, being can be with
Relevant hardware is instructed to complete by computer program, the program can be stored in a computer-readable storage medium
In, the program is when being executed, it may include such as the process of the embodiment of above-mentioned each method.Wherein, the storage medium can be magnetic
Dish, CD, read-only memory (Read-Only Memory, ROM) or random access memory (Random Access
Memory, RAM) etc..
In one embodiment, as shown in fig. 6, also providing a kind of controller, including main control chip, further includes: logic letter
Number output unit 100, for being connect with DRAM.Logical signal control unit 200 is exported with main control chip and logical signal respectively
Unit connection, for receiving a variety of logical signals of main control chip offer and cutting position control signal with what DRAM type number matched,
And the logical signal that position control signal matches is selected and cut from a variety of logical signals of input according to position control signal is cut, and
The logical signal to match is sent to logical signal output unit.Logical signal output unit 100, is also used to output phase
Matched logical signal is to DRAM.
Controller in the present embodiment, which has, cuts the technical effect that a control circuit has, in addition, traditional cuts control
The outside of controller is arranged in circuit, and the logical signal that logical signal output unit 100 exports is in the farther away place distance DRAM
Bifurcated is begun to, due to the variation of bifurcated point impedance, the reflection for inevitably causing signal to transmit, to interfere the end DRAM
The quality for receiving signal, seriously affects the performance of controller, and the control circuit of cutting in the present embodiment is integrated into controller
In, controller is directly attached with DRAM, apart from close, therefore can be effectively reduced reflection when signal transmits, be mentioned
The quality for rising the DRAM termination collection of letters number, thus the overall performance for controller of deducting a percentage.
Each technical characteristic of embodiment described above can be combined arbitrarily, for simplicity of description, not to above-mentioned reality
It applies all possible combination of each technical characteristic in example to be all described, as long as however, the combination of these technical characteristics is not deposited
In contradiction, all should be considered as described in this specification.
The embodiments described above only express several embodiments of the present invention, and the description thereof is more specific and detailed, but simultaneously
It cannot therefore be construed as limiting the scope of the patent.It should be pointed out that coming for those of ordinary skill in the art
It says, without departing from the inventive concept of the premise, various modifications and improvements can be made, these belong to protection of the invention
Range.Therefore, the scope of protection of the patent of the invention shall be subject to the appended claims.
Claims (11)
1. one kind cuts a control circuit, which is characterized in that the circuit includes:
Logical signal output unit, for being connect with DRAM；
Logical signal control unit is connect with the logical signal output unit, a variety of logical signals for receiving input and
Position control signal is cut with what the DRAM type number matched, and cuts the position control a variety of logics of the signal from input according to described
It selects to control the logical signal that signal matches with the position of cutting in signal, and the logical signal to match is sent to institute
State logical signal output unit；It is described to cut position control signal by main control chip according to connecting with the logical signal output unit
DRAM type number generates, and exports to the logical signal control unit；
The logical signal output unit is also used to export the logical signal to match to the DRAM.
2. according to claim 1 cut a control circuit, which is characterized in that the logical signal output unit includes first
Logical signal output unit is to N logical signal output unit, wherein N >=2；
The first logical signal output unit is to the N logical signal output unit for corresponding with the DRAM respectively
Address pin connection；
The logical signal control unit exports with the first logical signal output unit to the N logical signal single respectively
Member connection, a variety of logical signals for receiving input and the position of cutting control signal；
The logical signal control unit is also used to cut position control signal according to and selects from a variety of logical signals of input
The logical signal that signal matches is controlled with the position of cutting, and the logical signal to match is passed through into corresponding logical signal
Output unit is sent to the appropriate address pin of the DRAM.
3. according to claim 2 cut a control circuit, which is characterized in that the logical signal control unit is received more
Kind logical signal includes all logical signals needed for DRAM.
4. according to claim 2 cut a control circuit, which is characterized in that the logical signal control unit includes first
Logical signal control unit is to N logical signal control unit, wherein N >=2；
The first logical signal control unit is connect with the first logical signal output unit, for receiving and described first
The first of the appropriate address pin of the DRAM of logical signal output unit connection cuts position control signal, and according to described first
Position control signal is cut to select to cut the logical signal that position control signal matches with described first from a variety of logical signals of input,
And the logical signal to match is sent to the first logical signal output unit, the first logical signal output is single
The logical signal that matches described in member output is to the DRAM；
The N logical signal control unit is connect with the N logical signal output unit, is patrolled for receiving with the N
The N for collecting the appropriate address pin of the DRAM of signal output unit connection cuts position control signal, and cuts position according to the N
Control signal selects to cut the logical signal that position control signal matches with the N from a variety of logical signals of input, and will
The logical signal to match is sent to the N logical signal output unit, the N logical signal output unit output
The logical signal to match is to the DRAM.
5. according to claim 4 cut a control circuit, which is characterized in that the first logical signal control unit to institute
The quantity for stating the received logical signal of N logical signal control unit successively increases.
6. one kind cuts a control method, which is characterized in that the described method includes:
Logical signal control unit, which is received, cuts position control signal with what DRAM type number matched, and the DRAM and logical signal export
Unit connection, the logical signal output unit are connect with the logical signal control unit；The position control signal of cutting is by leading
Control chip is generated according to the DRAM type number connecting with the logical signal output unit, and is exported and controlled list to the logical signal
Member；
The logical signal control unit receives a variety of logical signals of input；
The logical signal control unit cut according to position control signal selected from a variety of logical signals of input with it is described
The logical signal that position control signal matches is cut, and the logical signal to match is sent to the logical signal and exports list
Member；
The logical signal output unit exports the logical signal to match to the DRAM.
7. according to claim 6 cut a control method, which is characterized in that further include:
The logical signal control unit obtain the first address pin of the DRAM first cut position control signal, the DRAM
The first address pin connect with the first logical signal output unit, the first logical signal output unit and the logic are believed
The connection of number control unit；
The logical signal control unit receives a variety of logical signals of input；
The logical signal control unit is cut position control signal according to described first and is selected from a variety of logical signals of input
It selects and cuts the logical signal that matches of position control signal with described first, and the logical signal to match is sent to described the
One logical signal output unit；
The first logical signal output unit exports the logical signal to match to first ground of the DRAM
Location pin；
The N for the N address pin that the logical signal control unit obtains the DRAM cuts position control signal, the DRAM's
N address pin is connect with N logical signal output unit, the N logical signal output unit and the logical signal control
Unit connection processed；
The logical signal control unit receives a variety of logical signals of input；
The logical signal control unit is cut position control signal according to the N and is selected from a variety of logical signals of input
The logical signal that position control signal matches is cut with the N, and the logical signal to match is sent to the N and is patrolled
Collect signal output unit；
The N logical signal output unit exports the logical signal to match to the address the N of the DRAM
Pin, wherein N >=2.
8. according to claim 7 cut a control method, which is characterized in that the logical signal control unit is received more
Kind logical signal includes all logical signals needed for DRAM.
9. according to claim 7 cut a control method, which is characterized in that further include:
First logical signal control unit obtain the first address pin of the DRAM first cut position control signal, the DRAM
The first address pin connect with the first logical signal output unit, the first logical signal output unit is patrolled with described first
Collect signaling control unit connection；
The first logical signal control unit receives a variety of logical signals of input；
The first logical signal control unit is cut position control signal according to described first and is selected from a variety of logical signals of input
It selects and cuts the logical signal that matches of position control signal with described first, and the logical signal to match is sent to described the
One logical signal output unit；
The first logical signal output unit exports the logical signal to match to first ground of the DRAM
Location pin；
The N that N logical signal control unit obtains the address pin of the N address pin of the DRAM cuts position control signal,
The N address pin of the DRAM is connect with N logical signal output unit, the N logical signal output unit with it is described
The connection of N logical signal control unit；
The N logical signal control unit receives a variety of logical signals of input；
The N logical signal control unit is cut position control signal according to the N and is selected from a variety of logical signals of input
The logical signal that position control signal matches is cut with the N, and the logical signal to match is sent to the N and is patrolled
Collect signal output unit；
The N logical signal output unit exports the logical signal to match to the address the N of the DRAM
Pin, wherein N >=2.
10. according to claim 9 cut a control method, which is characterized in that the first logical signal control unit is extremely
The quantity of the received logical signal of N logical signal control unit successively increases.
11. a kind of controller, including main control chip, which is characterized in that further include:
Logical signal output unit, for being connect with DRAM；
Logical signal control unit is connect, for receiving respectively with the main control chip and the logical signal output unit
A variety of logical signals of main control chip offer are provided and cut position control signal with what the DRAM type number matched, and are cut according to described
Position control signal selects to control the logical signal that signal matches with the position of cutting from a variety of logical signals of input, and
The logical signal to match is sent to the logical signal output unit；The position control signal of cutting is by the master control core
Piece is generated according to the DRAM type number connecting with the logical signal output unit, and is exported to the logical signal control unit；
The logical signal output unit is also used to export the logical signal to match to the DRAM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610147999.1A CN105824767B (en) | 2016-03-15 | 2016-03-15 | Cut a control circuit and method and controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610147999.1A CN105824767B (en) | 2016-03-15 | 2016-03-15 | Cut a control circuit and method and controller |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105824767A CN105824767A (en) | 2016-08-03 |
| CN105824767B true CN105824767B (en) | 2019-03-08 |
Family
ID=56987808
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610147999.1A Active CN105824767B (en) | 2016-03-15 | 2016-03-15 | Cut a control circuit and method and controller |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105824767B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101477831A (en) * | 2009-01-22 | 2009-07-08 | 上海广电（集团）有限公司中央研究院 | DRAM controller based on FPGA device |
| CN105373348A (en) * | 2015-10-23 | 2016-03-02 | 上海新储集成电路有限公司 | Hardware implementation system and method for hybrid memory |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101262405B (en) * | 2008-04-11 | 2012-10-31 | 华南理工大学 | High-speed secure virtual private network channel based on network processor and its realization method |
-
2016
- 2016-03-15 CN CN201610147999.1A patent/CN105824767B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101477831A (en) * | 2009-01-22 | 2009-07-08 | 上海广电（集团）有限公司中央研究院 | DRAM controller based on FPGA device |
| CN105373348A (en) * | 2015-10-23 | 2016-03-02 | 上海新储集成电路有限公司 | Hardware implementation system and method for hybrid memory |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105824767A (en) | 2016-08-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE112006003224B4 (en) | Polarity driven dynamic circuit integrated circuit | |
| US7414426B2 (en) | Time multiplexed dynamic on-die termination | |
| US7873933B2 (en) | Computer program for balancing power plane pin currents in a printed wiring board | |
| CN103500154A (en) | Serial bus interface chip, serial bus transmission system and method | |
| CN105824767B (en) | Cut a control circuit and method and controller | |
| CN107426916B (en) | PCB structure and design method | |
| CN208225041U (en) | Bmc module display system | |
| CN103581050A (en) | Ethernet data aggregation method | |
| CN107277373A (en) | A kind of hardware circuit of high speed real time image processing system | |
| CN107888222B (en) | Circuit structure and method for optimizing NCSI signal quality | |
| CN104821154B (en) | Control system, method, chip array and the display of data transmission | |
| CN109960676B (en) | Electronic system and position number distribution method thereof | |
| CN100485404C (en) | Test apparatus and test module | |
| CN106454285B (en) | The adjustment system and method for adjustment of white balance | |
| CN106455324A (en) | Method and system for generating topological structures | |
| US8031504B2 (en) | Motherboard and memory device thereof | |
| CN110045793A (en) | Computing device and computing system | |
| CN206136099U (en) | Omnipotent distributor | |
| CN109740730A (en) | Operation method, device and Related product | |
| CN208126383U (en) | A kind of COMe module based on PowerPC T2080 | |
| CN109347542A (en) | A kind of Aerospace vehicle test data transmission method based on 1553B bus | |
| CN107210744A (en) | Connecting element infomation detection | |
| CN115480828A (en) | System for realizing number expansion and hot plug of NVME (network video management entity) hard disk by Feiteng platform | |
| CN204791900U (en) | Data transmission's control system , chip array and display | |
| CN105159613B (en) | A kind of emmc control systems and its access method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |