CN105731352A - On-chip integrated arsenic sulfide microdisk cavity and method for manufacturing same - Google Patents

On-chip integrated arsenic sulfide microdisk cavity and method for manufacturing same Download PDF

Info

Publication number
CN105731352A
CN105731352A CN201610116421.XA CN201610116421A CN105731352A CN 105731352 A CN105731352 A CN 105731352A CN 201610116421 A CN201610116421 A CN 201610116421A CN 105731352 A CN105731352 A CN 105731352A
Authority
CN
China
Prior art keywords
micro
dish
layer
photoresist
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610116421.XA
Other languages
Chinese (zh)
Other versions
CN105731352B (en
Inventor
姜校顺
陈远
赵明霄
肖敏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing University
Original Assignee
Nanjing University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing University filed Critical Nanjing University
Priority to CN201610116421.XA priority Critical patent/CN105731352B/en
Publication of CN105731352A publication Critical patent/CN105731352A/en
Application granted granted Critical
Publication of CN105731352B publication Critical patent/CN105731352B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81BMICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B1/00Devices without movable or flexible elements, e.g. microcapillary devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00436Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
    • B81C1/00523Etching material

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Optical Integrated Circuits (AREA)
  • Micromachines (AREA)
  • Manufacturing Optical Record Carriers (AREA)

Abstract

An embodiment of the present invention discloses an on-chip integrated arsenic sulfide microdisk cavity and a method for manufacturing the same. The microdisk cavity includes: a microdisk and a supporting structure stacked from top to bottom; wherein the size of the microdisk is greater than that of the supporting structure. According to the on-chip integrated arsenic sulfide microdisk cavity and the method for manufacturing the same provided in the embodiment of the present invention, the quality factors of the on-chip integrated arsenic sulfide microdisk cavity can be increased.

Description

Micro-dish chamber of integrated arsenic sulfide and preparation method thereof on a kind of sheet
Technical field
The present embodiments relate to optical technical field, particularly relate to micro-dish chamber of integrated arsenic sulfide and preparation method thereof on a kind of sheet.
Background technology
Micro-dish chamber of Whispering-gallery-mode is a kind of important micro-nano photonic device, has a wide range of applications in low threshold laser, chamber photodynamics and bio-sensing etc..Especially, in integrated optics field, due to the huge potential using value of mid-infrared optics and nonlinear optics, this direction will be produced greatest benefiting by the integrated optics research based on mid-infrared printing opacity high nonlinear coefficient material.
The main flow that current mid-infrared light transmissive material is studied in integrated optics is chalcogenide glass, wherein again based on arsenic sulfide and arsenic selenide.The technology of preparing in the micro-dish chamber of existing arsenic sulfide, is prone to had the problem that oxidizing substance (including gas and liquid) corrodes owing to cannot solve arsenic sulfide, is all be directly grown in silicon dioxide substrates.But such structure due between arsenic sulfide and silicon dioxide refractive index difference little, light energy is understood some and is distributed in substrate, and the loss problem of light can be reduced the quality factor in this type of micro-dish chamber by substrate.
Summary of the invention
The embodiment of the present invention provides micro-dish chamber of integrated arsenic sulfide and preparation method thereof on a kind of sheet, to solve the of the prior art relatively low problem of upper integrated arsenic sulfide micro-dish chamber quality factor.
For reaching this purpose, the embodiment of the present invention by the following technical solutions:
First aspect, embodiments provides the micro-dish chamber of integrated arsenic sulfide on a kind of sheet, including: micro-dish of stacking from top to bottom and supporting construction;
The size being sized larger than described supporting construction of described micro-dish.
Further, described supporting construction includes: the intermediate layer of stacking from top to bottom and supporting layer.
Further, the material of described micro-dish is arsenic sulfide;The material in described intermediate layer is silicon dioxide;The material of described supporting layer is silicon.
Further, the cylindrically shaped or truncated cone-shaped of described micro-dish;
Described intermediate layer cylindrically shaped;
Described supporting layer be shaped as truncated cone-shaped.
Further, the center of the center of described supporting layer, the center in described intermediate layer and described micro-dish is on same straight line, and described supporting layer, described intermediate layer and described micro-dish are integrated on silicon chip.
Further, the thickness of described micro-dish is more than or equal to 0.5 micron, and less than or equal to 2 microns.
Further, the diameter of described micro-dish upper surface is more than or equal to 20 microns, and less than or equal to 100 microns.
Further, the thickness in described intermediate layer is more than or equal to 0.2 micron, and less than or equal to 1 micron.
Second aspect, the embodiment of the present invention additionally provides the manufacture method in a kind of micro-dish chamber as described in relation to the first aspect, including:
Commercial silica sheet is provided;
Sulfuration arsenic layer is formed on described titanium dioxide silicon chip;
Spin coating the first photoresist on described sulfuration arsenic layer, and be exposed, develop, form the first photoresist sub-block;
Etching vulcanizes the sulfuration arsenic layer of the remaining area in arsenic layer except described first photoresist sub-block region, forms at least one micro-dish;
Remove remaining first photoresist;
Spin coating the second photoresist again on the structure getting rid of after photoresist, and carry out alignment, form the second photoresist sub-block, and described second photoresist sub-block surrounds described micro-dish;
The silicon dioxide layer of remaining area except described second photoresist sub-block region in etching silicon dioxide layer, forms silicon dioxide sub-block;
The silicon of remaining area except described silicon dioxide sub-block region in silicon chip is performed etching, forms supporting layer;
The edge of silicon dioxide sub-block is performed etching, forms intermediate layer, so that the size being sized larger than described intermediate layer of described micro-dish;
Remove remaining second photoresist.
Micro-dish chamber of integrated arsenic sulfide and preparation method thereof on the sheet that the embodiment of the present invention provides, by micro-dish is sized to the size more than supporting construction, achieve the unsettled setting of micro-dish, and then be strapped in the optical mode in micro-dish and will not be supported the impact of structure, it is thus possible to the quality factor in the micro-dish chamber of integrated arsenic sulfide on raising sheet, and then the micro-dish chamber of integrated arsenic sulfide on sheet performance on optics can be improved.
Accompanying drawing explanation
By reading the detailed description that non-limiting example is made made with reference to the following drawings, the other features, objects and advantages of the present invention will become more apparent upon:
Fig. 1 is the cross-sectional schematic of a kind of implementation in integrated arsenic sulfide micro-dish chamber on the sheet that the embodiment of the present invention provides.
Fig. 2 is the schematic top plan view of the micro-dish on Fig. 1 sheet provided in integrated arsenic sulfide micro-dish chamber.
Fig. 3 is the schematic top plan view in the intermediate layer on Fig. 1 sheet provided in the micro-dish chamber of integrated arsenic sulfide.
Fig. 4 is the schematic top plan view of the supporting layer on Fig. 1 sheet provided in the micro-dish chamber of integrated arsenic sulfide.
Fig. 5 is the cross-sectional schematic of the another kind of implementation in integrated arsenic sulfide micro-dish chamber on the sheet that the embodiment of the present invention provides.
Fig. 6 is the schematic top plan view of the micro-dish on Fig. 5 sheet provided in integrated arsenic sulfide micro-dish chamber.
Fig. 7 is the normalization transmission spectrum schematic diagram in the micro-dish chamber of integrated arsenic sulfide on the sheet that the embodiment of the present invention provides.
Fig. 8 is the schematic flow sheet of the manufacture method in the micro-dish chamber of integrated arsenic sulfide on the sheet that the embodiment of the present invention provides.
Fig. 9 A is the cross-sectional schematic that in Fig. 8, step forms silicon dioxide layer on silicon chip.
Fig. 9 B is the cross-sectional schematic that in Fig. 8, step forms sulfuration arsenic layer on titanium dioxide silicon chip.
Fig. 9 C is step cross-sectional schematic of spin coating the first photoresist on sulfuration arsenic layer in Fig. 8.
Fig. 9 D is that in Fig. 8, step is exposed, develops, and forms the cross-sectional schematic of the first photoresist sub-block.
Fig. 9 E is the sulfuration arsenic layer that in Fig. 8, step etching vulcanizes the remaining area in arsenic layer except the first photoresist sub-block region, forms the cross-sectional schematic of at least one micro-dish.
Fig. 9 F is the cross-sectional schematic that in Fig. 8, step removes remaining first photoresist.
Fig. 9 G is step cross-sectional schematic of spin coating the second photoresist again on the structure getting rid of after photoresist in Fig. 8.
Fig. 9 H is that in Fig. 8, step carries out alignment, forms the cross-sectional schematic of the second photoresist sub-block.
Fig. 9 I is the silicon dioxide layer of remaining area except the second photoresist sub-block region in step etching silicon dioxide layer in Fig. 8, forms the cross-sectional schematic of silicon dioxide sub-block.
Fig. 9 J is that in Fig. 8, the silicon of remaining area except silicon dioxide sub-block region in silicon chip is performed etching by step, forms the cross-sectional schematic of supporting layer.
Fig. 9 K is that in Fig. 8, the edge of silicon dioxide sub-block is performed etching by step, forms the cross-sectional schematic in intermediate layer.
Fig. 9 L is the cross-sectional schematic that in Fig. 8, step removes remaining second photoresist.
Detailed description of the invention
Below in conjunction with drawings and Examples, the present invention is described in further detail.It is understood that specific embodiment described herein is used only for explaining the present invention, but not limitation of the invention.It also should be noted that, for the ease of describing, accompanying drawing illustrate only part related to the present invention but not full content.
Fig. 1 is the cross-sectional schematic of a kind of implementation in integrated arsenic sulfide micro-dish chamber on the sheet that the embodiment of the present invention provides.As it is shown in figure 1, integrated arsenic sulfide micro-dish chamber includes on the sheet of embodiment of the present invention offer: supporting construction 101 and micro-dish 102.
Wherein, micro-dish 102 is positioned on supporting construction 101, and the size being sized larger than supporting construction 101 of micro-dish 102.
The micro-dish chamber of integrated arsenic sulfide on the sheet that the embodiment of the present invention provides, by micro-dish 102 is sized to the size more than supporting construction 101, achieve micro-unsettled setting of dish 102, and then the optical mode being strapped in micro-dish 102 will not be supported the impact of structure 101, it is thus possible to the quality factor in the micro-dish chamber of integrated arsenic sulfide on raising sheet, and then the micro-dish chamber of integrated arsenic sulfide on sheet performance on optics can be improved.
As it is shown in figure 1, supporting construction 101 may include that intermediate layer 103 and supporting layer 104.Wherein, intermediate layer 103 is positioned at the top of supporting layer 104.
Wherein, the material of micro-dish 102 can be arsenic sulfide;The material in intermediate layer 103 can be silicon dioxide;The material of supporting layer 104 can be silicon.
Fig. 2 is the schematic top plan view of the micro-dish on Fig. 1 sheet provided in integrated arsenic sulfide micro-dish chamber.As depicted in figs. 1 and 2, the shape of micro-dish 102 can be cylindrical.The thickness of micro-dish 102 can more than or equal to 0.5 micron, and less than or equal to 2 microns.The diameter of micro-dish 102 can more than or equal to 20 microns, and less than or equal to 100 microns.
Fig. 3 is the schematic top plan view in the intermediate layer on Fig. 1 sheet provided in the micro-dish chamber of integrated arsenic sulfide.As shown in figures 1 and 3, the shape in intermediate layer 103 can be cylindrical.The thickness in intermediate layer 103 can more than or equal to 0.2 micron, and less than or equal to 1 micron.
Fig. 4 is the schematic top plan view of the supporting layer on Fig. 1 sheet provided in the micro-dish chamber of integrated arsenic sulfide.As shown in Figure 1 and Figure 4, the shape of supporting layer 104 can be truncated cone-shaped.
As it is shown in figure 1, the center of the center of supporting layer 104, the center in intermediate layer 103 and micro-dish 102 can on same straight line line A-A.
Additionally, supporting layer 104, intermediate layer 103 and micro-dish 102 can be integrated in (not shown) on silicon chip.
Fig. 5 is the cross-sectional schematic of the another kind of implementation in integrated arsenic sulfide micro-dish chamber on the sheet that the embodiment of the present invention provides.As shown in Figure 1 and Figure 5, with the micro-dish chamber of arsenic sulfide integrated on the sheet shown in Fig. 1 the difference is that, on the sheet shown in Fig. 5, the micro-dish 102 of integrated arsenic sulfide is shaped as truncated cone-shaped.Wherein, the diameter of micro-dish 102 upper surface can more than or equal to 20 microns, and less than or equal to 100 microns.
Fig. 6 is the schematic top plan view of the micro-dish on Fig. 5 sheet provided in integrated arsenic sulfide micro-dish chamber.Because the micro-dish 102 in integrated arsenic sulfide micro-dish chamber is cylindrically shaped on the sheet shown in Fig. 1, on sheet shown in Fig. 5, the micro-dish 102 in integrated arsenic sulfide micro-dish chamber is shaped as truncated cone-shaped, therefore, as shown in Fig. 6 and Fig. 2, on the sheet shown in Fig. 1, the top view of the micro-dish 102 in integrated arsenic sulfide micro-dish chamber is different with the top view of the micro-dish 102 in integrated arsenic sulfide micro-dish chamber on the sheet shown in Fig. 5.Because the intermediate layer 103 in integrated arsenic sulfide micro-dish chamber and supporting layer 104 are identical with the intermediate layer 103 in integrated arsenic sulfide micro-dish chamber on the sheet shown in Fig. 5 and supporting layer 104 on the sheet shown in Fig. 1, therefore, on sheet shown in Fig. 5, the top view of the intermediate layer 103 in the micro-dish chamber of integrated arsenic sulfide and supporting layer 104 as shown in Figure 3 and Figure 4, does not repeat them here.
Fig. 7 is the normalization transmission spectrum schematic diagram in the micro-dish chamber of integrated arsenic sulfide on the sheet that the embodiment of the present invention provides.Wherein, the radius of the micro-dish in the micro-dish chamber utilized in Fig. 7 is 60 microns.As it is shown in fig. 7, abscissa is frequency detuning/GHz, vertical coordinate is normalized transmittance.As shown in Figure 7: the intrinsic quality factor Q in micro-dish chamber that the embodiment of the present invention provides0Up to 8.4 × 105
Fig. 8 is the schematic flow sheet of the manufacture method in the micro-dish chamber of integrated arsenic sulfide on the sheet that the embodiment of the present invention provides.Manufacture method shown in Fig. 8 is for making the micro-dish chamber of integrated arsenic sulfide on the sheet that the above embodiment of the present invention provides.As shown in Figure 8, on the sheet that the embodiment of the present invention provides, the manufacture method in the micro-dish chamber of integrated arsenic sulfide includes:
Step 701, offer commercial silica sheet.
The commercial silica sheet that this step 701 provides is to form layer of silicon dioxide layer to obtain on the surface of silicon chip.Its making step comprises the steps that offer silicon chip;Silicon dioxide layer is formed on silicon chip.
Fig. 9 A is the cross-sectional schematic that in Fig. 8, step forms silicon dioxide layer on silicon chip.As shown in Figure 9 A, on silicon chip 801, silicon dioxide layer 802 is formed.
The technique that in this step 701, formation silicon dioxide layer 802 utilizes can be thermal oxidation technology, it is also possible to is plasma enhanced chemical vapor deposition method (PEVCD, PlasmaEnhancedChemicalVaporDeposition).
The thickness of the silicon dioxide layer 802 formed in this step 701 can be designed according to actual needs, for instance: 0.2 micron-1 micron, the concrete thickness of silicon dioxide layer 802 does not limit at this.
It should be noted that after offer silicon chip, formed before silicon dioxide layer on silicon chip, it is also possible to including: silicon chip 801 is carried out, dries, to ensure the cleannes on silicon chip 801 surface.
Step 702, on titanium dioxide silicon chip formed sulfuration arsenic layer.
Fig. 9 B is the cross-sectional schematic that in Fig. 8, step forms sulfuration arsenic layer on titanium dioxide silicon chip.As shown in Figure 9 B, on silicon dioxide layer 802, sulfuration arsenic layer 803 is formed.
The technique that in this step 702, formation sulfuration arsenic layer 803 utilizes can be vacuum evaporation deposition technique or pulse laser deposition process.
It should be noted that after step 701, before step 702, it is also possible to including: silicon chip 801 is carried out, dries, to ensure the cleannes on silicon chip 801 surface.After step 702, it is also possible to including: the structure that step 702 is obtained is annealed processing, to improve the compactness of sulfuration arsenic layer 803.
Step 703, on sulfuration arsenic layer spin coating the first photoresist, and be exposed, develop, form the first photoresist sub-block.
Fig. 9 C is step cross-sectional schematic of spin coating the first photoresist on sulfuration arsenic layer in Fig. 8.As shown in Figure 9 C, spin coating the first photoresist 804 on sulfuration arsenic layer 803.
Fig. 9 D is that in Fig. 8, step is exposed, develops, and forms the cross-sectional schematic of the first photoresist sub-block.As shown in 8D, utilize photoetching technique, after being exposed, developing, on the Graphic transitions on mask plate to the first photoresist, the first photoresist sub-block 805 will be formed.
It should be noted that the shape of mask plate used in this step 703 can be circular.The size of mask plate can be designed according to actual needs, for instance: 10 microns-100 microns, the concrete size of mask plate does not limit at this.
After step 702, can also include before step 703: the structure that step 702 is obtained carries out cleaning and dries up process, to ensure the cleannes on surface.
Step 704, etching vulcanize the sulfuration arsenic layer of the remaining area in arsenic layer except the first photoresist sub-block region, form at least one micro-dish.
Fig. 9 E is the sulfuration arsenic layer that in Fig. 8, step etching vulcanizes the remaining area in arsenic layer except the first photoresist sub-block region, forms the cross-sectional schematic of at least one micro-dish.As shown in fig. 9e, under the effect of blocking of photoresist, etch liquids (or gas) can only etch the sulfuration arsenic layer of the remaining area in sulfuration arsenic layer except the first photoresist sub-block 805 region from top to bottom, forms at least one micro-dish 806.
In this step 704, the method that etching sulfuration arsenic layer utilizes may is that use carries out wet etching containing ammonia liquid or uses the gases such as fluoroform to carry out dry etching.
It is understood that in etching process, ideally micro-dish 806 will not be caused etching.But, under practical situation, owing to etch liquids and gas are except longitudinal diffusion, there is also horizontal proliferation, so the inconsistent situation of the etching depth to micro-dish 806 upper edge and lower edge can be caused, now, the structure of formation is the structure shown in Fig. 5.
It should be noted that micro-dish 806 herein is the micro-dish 102 in Fig. 1 and Fig. 5.
Step 705, remove remaining first photoresist.
Fig. 9 F is the cross-sectional schematic that in Fig. 8, step removes remaining first photoresist.As shown in fig. 9f, the structure obtained in this step 705 do not have the first photoresist.
Step 706, on the structure getting rid of after photoresist spin coating the second photoresist again, and carry out alignment, form the second photoresist sub-block, and the second photoresist sub-block surrounds micro-dish.
Fig. 9 G is step cross-sectional schematic of spin coating the second photoresist again on the structure getting rid of after photoresist in Fig. 8.As shown in fig. 9g, spin coating the second photoresist 807 again on the structure getting rid of after photoresist.Wherein, the second photoresist 807 not only covers micro-dish 806, also covers the silicon dioxide 802 between adjacent two micro-dishes 806.
Fig. 9 H is that in Fig. 8, step carries out alignment, forms the cross-sectional schematic of the second photoresist sub-block.As shown in Fig. 9 H, by alignment process, form the second photoresist sub-block 808.Wherein, the second photoresist sub-block 808 surrounds micro-dish 806.
It should be noted that surround micro-dish 806 to the second photoresist sub-block 808, then: the second photoresist sub-block 808 not only covers the upper surface of micro-dish 806, the side one week of micro-dish 806 is also surrounded.Separately, the shape of the second photoresist sub-block 808 should be identical with the shape of micro-dish 806.And second the radius of photoresist sub-block 808 can be bigger than the diameter of micro-dish 806 20 microns, and the second photoresist sub-block 808 the center of circle and the center of circle of micro-dish 806 can be concentric.
The silicon dioxide layer of remaining area except the second photoresist sub-block region in step 707, etching silicon dioxide layer, forms silicon dioxide sub-block.
Fig. 9 I is the silicon dioxide layer of remaining area except the second photoresist sub-block region in step etching silicon dioxide layer in Fig. 8, forms the cross-sectional schematic of silicon dioxide sub-block.As shown in figure 91, the silicon dioxide layer of remaining area except the second photoresist sub-block 808 region in etching silicon dioxide, form silicon dioxide sub-block 809.In the structure now formed, the second photoresist sub-block 808 and silicon dioxide sub-block 809 constitute the clad of micro-dish 806.
The technique that in this step 707, etching silicon dioxide layer utilizes can be wet etching, and the liquid utilized can be hydrofluoric acid solution.
Step 708, in silicon chip except the remaining silicon of silicon dioxide sub-block region performs etching, form supporting layer.
Fig. 9 J is that in Fig. 8, the remaining silicon removing silicon dioxide sub-block region in silicon chip is performed etching by step, forms the cross-sectional schematic of supporting layer.As shown in Fig. 9 J, remaining silicon except silicon dioxide sub-block region in silicon chip is performed etching, form supporting layer 810.The supporting layer 810 being here formed as is the supporting layer 104 in Fig. 1 and Fig. 5.
The technique that in this step 708, etching silicon utilizes can be dry etch process, it is also possible to for wet-etching technology, the etching material utilized can be sulfur hexafluoride.
It should be noted that due in step 707 second photoresist sub-block 808 and silicon dioxide sub-block 809 constitute the clad of micro-dish 806, therefore, in this step 708 during etching silicon dioxide, do not result in the etching to micro-dish 806.
Step 709, edge to silicon dioxide sub-block perform etching, and form intermediate layer, so that the size being sized larger than intermediate layer of micro-dish.
Fig. 9 K is that in Fig. 8, the edge of silicon dioxide sub-block is performed etching by step, forms the cross-sectional schematic in intermediate layer 811.The intermediate layer 811 being here formed as is the intermediate layer 103 shown in Fig. 1 and Fig. 5.
This step 709 can utilize Fluohydric acid. that the edge of silicon dioxide sub-block is performed etching.
It should be noted that due in step 707 second photoresist sub-block 808 and silicon dioxide sub-block 809 constitute the clad of micro-dish 806, therefore, in this step 709 during etching silicon dioxide sub-block, do not result in the etching to micro-dish 806.
Step 710, remove remaining second photoresist.
Fig. 9 L is the cross-sectional schematic that in Fig. 8, step removes remaining second photoresist.As shown in Fig. 9 K, the structure that step 710 obtains there is no the second photoresist.
It should be noted that in the structure shown in Fig. 9 L, cut along line B-B, it is possible to obtain the structure shown in Fig. 1.
The manufacture method in the micro-dish chamber of integrated arsenic sulfide on the sheet that the embodiment of the present invention provides, by micro-dish 806 being sized to the size more than supporting construction supporting layer 810 and the intermediate layer 811 of stacking from bottom to top (supporting construction include), achieve micro-unsettled setting of dish 806, and then the optical mode being strapped in micro-dish 806 will not be supported the impact of structure, it is thus possible to the quality factor in the micro-dish chamber of integrated arsenic sulfide on raising sheet, and then the micro-dish chamber of integrated arsenic sulfide on sheet performance on optics can be improved.Additionally, the manufacture method in integrated arsenic sulfide micro-dish chamber is mutually compatible with traditional integrated circuit technology on the sheet that provides of the embodiment of the present invention, have simple to operate, repetitive rate is high and the advantage that is easily integrated.
Note, above are only presently preferred embodiments of the present invention and institute's application technology principle.It will be appreciated by those skilled in the art that and the invention is not restricted to specific embodiment described here, various obvious change can be carried out for a person skilled in the art, readjust and substitute without departing from protection scope of the present invention.Therefore, although the present invention being described in further detail by above example, but the present invention is not limited only to above example, when without departing from present inventive concept, other Equivalent embodiments more can also be included, and the scope of the present invention is determined by appended right.

Claims (9)

1. the micro-dish chamber of integrated arsenic sulfide on a sheet, it is characterised in that including: micro-dish of stacking from top to bottom and supporting construction;
The size being sized larger than described supporting construction of described micro-dish.
2. micro-dish chamber according to claim 1, it is characterised in that described supporting construction includes: the intermediate layer of stacking from top to bottom and supporting layer.
3. micro-dish chamber according to claim 2, it is characterised in that the material of described micro-dish is arsenic sulfide;The material in described intermediate layer is silicon dioxide;The material of described supporting layer is silicon.
4. micro-dish chamber according to claim 2, it is characterised in that the cylindrically shaped or truncated cone-shaped of described micro-dish;
Described intermediate layer cylindrically shaped;
Described supporting layer be shaped as truncated cone-shaped.
5. micro-dish chamber according to claim 4, it is characterised in that the center of the center of described supporting layer, the center in described intermediate layer and described micro-dish is on same straight line, and described supporting layer, described intermediate layer and described micro-dish are integrated on silicon chip.
6. micro-dish chamber according to claim 4, it is characterised in that the thickness of described micro-dish is more than or equal to 0.5 micron, and less than or equal to 2 microns.
7. micro-dish chamber according to claim 4, it is characterised in that the diameter of described micro-dish upper surface is more than or equal to 20 microns, and less than or equal to 100 microns.
8. micro-dish chamber according to claim 4, it is characterised in that the thickness in described intermediate layer is more than or equal to 0.2 micron, and less than or equal to 1 micron.
9. one kind as arbitrary in claim 1-8 as described in sheet on the manufacture method in the micro-dish chamber of integrated arsenic sulfide, it is characterised in that including:
Commercial silica sheet is provided;
Sulfuration arsenic layer is formed on described titanium dioxide silicon chip;
Spin coating the first photoresist on described sulfuration arsenic layer, and be exposed, develop, form the first photoresist sub-block;
Etching vulcanizes the sulfuration arsenic layer of the remaining area in arsenic layer except described first photoresist sub-block region, forms at least one micro-dish;
Remove remaining first photoresist;
Spin coating the second photoresist again on the structure getting rid of after photoresist, and carry out alignment, form the second photoresist sub-block, and described second photoresist sub-block surrounds described micro-dish;
The silicon dioxide layer of remaining area except described second photoresist sub-block region in etching silicon dioxide layer, forms silicon dioxide sub-block;
The silicon of remaining area except described silicon dioxide sub-block region in silicon chip is performed etching, forms supporting layer;
The edge of silicon dioxide sub-block is performed etching, forms intermediate layer, so that the size being sized larger than described intermediate layer of described micro-dish;
Remove remaining second photoresist.
CN201610116421.XA 2016-03-01 2016-03-01 Micro- disk chamber of arsenones and preparation method thereof is integrated on a kind of piece Active CN105731352B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610116421.XA CN105731352B (en) 2016-03-01 2016-03-01 Micro- disk chamber of arsenones and preparation method thereof is integrated on a kind of piece

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610116421.XA CN105731352B (en) 2016-03-01 2016-03-01 Micro- disk chamber of arsenones and preparation method thereof is integrated on a kind of piece

Publications (2)

Publication Number Publication Date
CN105731352A true CN105731352A (en) 2016-07-06
CN105731352B CN105731352B (en) 2018-03-16

Family

ID=56248956

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610116421.XA Active CN105731352B (en) 2016-03-01 2016-03-01 Micro- disk chamber of arsenones and preparation method thereof is integrated on a kind of piece

Country Status (1)

Country Link
CN (1) CN105731352B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108923245A (en) * 2018-07-27 2018-11-30 南京大学 A kind of micro- disk Ramar laser and preparation method thereof
CN109557049A (en) * 2018-11-21 2019-04-02 暨南大学 A kind of hydrogen gas sensor and preparation method thereof
CN109799002A (en) * 2019-03-21 2019-05-24 中山大学 A kind of full magic eye temperature sensor and preparation method thereof
CN110212078A (en) * 2019-06-14 2019-09-06 厦门大学 A kind of micro- disk resonant cavity light emitting devices of electrical pumping and preparation method thereof
CN111103740A (en) * 2019-11-19 2020-05-05 中山大学 Batch preparation method of high-quality factor chalcogenide suspended microdisk

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050111776A1 (en) * 2003-09-29 2005-05-26 California Institute Of Technology Replica micro-resonator and method of fabrication
CN1629663A (en) * 2003-12-18 2005-06-22 中国科学院半导体研究所 Silicon ridge optical waveguide with novel crosssectional shape on an insulator and method for manufacturing the same
CN102718180A (en) * 2012-06-28 2012-10-10 中国科学院苏州纳米技术与纳米仿生研究所 Concentric ring core nano silicon micro-disk micro-cavity device and preparation method thereof
CN103022896A (en) * 2012-12-17 2013-04-03 南京大学 Miniature composite structure laser
CN103708405A (en) * 2013-11-08 2014-04-09 南京大学 On-chip large-dig-angle silicon oxide micro-disc resonant cavity and manufacturing method for same
CN104101945A (en) * 2014-07-23 2014-10-15 宁波屹诺电子科技有限公司 Horizontal slit optical waveguide based microdisk resonant cavity and production method thereof
CN104556691A (en) * 2015-01-16 2015-04-29 浙江大学 Optical micro-cavity based on tellurate glass and preparation method of optical micro-cavity
CN104868351A (en) * 2015-04-27 2015-08-26 清华大学 Method for adjusting resonant frequency of echo wall mode microcavity
CN105337168A (en) * 2015-10-16 2016-02-17 南京邮电大学 Optical pumping nitride echo wall laser performing emission in single direction and preparation method thereof

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050111776A1 (en) * 2003-09-29 2005-05-26 California Institute Of Technology Replica micro-resonator and method of fabrication
CN1629663A (en) * 2003-12-18 2005-06-22 中国科学院半导体研究所 Silicon ridge optical waveguide with novel crosssectional shape on an insulator and method for manufacturing the same
CN102718180A (en) * 2012-06-28 2012-10-10 中国科学院苏州纳米技术与纳米仿生研究所 Concentric ring core nano silicon micro-disk micro-cavity device and preparation method thereof
CN103022896A (en) * 2012-12-17 2013-04-03 南京大学 Miniature composite structure laser
CN103708405A (en) * 2013-11-08 2014-04-09 南京大学 On-chip large-dig-angle silicon oxide micro-disc resonant cavity and manufacturing method for same
CN104101945A (en) * 2014-07-23 2014-10-15 宁波屹诺电子科技有限公司 Horizontal slit optical waveguide based microdisk resonant cavity and production method thereof
CN104556691A (en) * 2015-01-16 2015-04-29 浙江大学 Optical micro-cavity based on tellurate glass and preparation method of optical micro-cavity
CN104868351A (en) * 2015-04-27 2015-08-26 清华大学 Method for adjusting resonant frequency of echo wall mode microcavity
CN105337168A (en) * 2015-10-16 2016-02-17 南京邮电大学 Optical pumping nitride echo wall laser performing emission in single direction and preparation method thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JUEJUN HU ET AL.: ""Resonant cavity-enhanced photosensitivity in As2S3 chalcogenide glass at 1550 nm telecommunication wavelength"", 《OPTICS LETTERS》 *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108923245A (en) * 2018-07-27 2018-11-30 南京大学 A kind of micro- disk Ramar laser and preparation method thereof
CN109557049A (en) * 2018-11-21 2019-04-02 暨南大学 A kind of hydrogen gas sensor and preparation method thereof
CN109799002A (en) * 2019-03-21 2019-05-24 中山大学 A kind of full magic eye temperature sensor and preparation method thereof
CN110212078A (en) * 2019-06-14 2019-09-06 厦门大学 A kind of micro- disk resonant cavity light emitting devices of electrical pumping and preparation method thereof
WO2020248509A1 (en) * 2019-06-14 2020-12-17 厦门大学 Electric-injection micro-disk resonant cavity light-emitting device and preparation method therefor
CN111103740A (en) * 2019-11-19 2020-05-05 中山大学 Batch preparation method of high-quality factor chalcogenide suspended microdisk
CN111103740B (en) * 2019-11-19 2021-03-30 中山大学 Batch preparation method of high-quality factor chalcogenide suspended microdisk

Also Published As

Publication number Publication date
CN105731352B (en) 2018-03-16

Similar Documents

Publication Publication Date Title
CN105731352A (en) On-chip integrated arsenic sulfide microdisk cavity and method for manufacturing same
Mitrofanov et al. Efficient photoconductive terahertz detector with all-dielectric optical metasurface
US20220057553A1 (en) Wafer level microstructures for an optical lens
JP2000039532A (en) Process for producing planar type waveguide structure and waveguide structure
Hossain et al. High aspect ratio nano-fabrication of photonic crystal structures on glass wafers using chrome as hard mask
CN103708405A (en) On-chip large-dig-angle silicon oxide micro-disc resonant cavity and manufacturing method for same
Huang et al. The atomic layer deposition array defined by etch-back technique: A new method to fabricate TiO2 nanopillars, nanotubes and nanochannel arrays
JP5152874B2 (en) Photodetector manufacturing method
CN103018827B (en) High-Q-value miniature circular resonant cavity device and preparation method thereof
CN103941313B (en) Optical element structure and for its Optical element manufacturing technique
CN102759775A (en) Photonic crystal groove waveguide structure capable of generating slow light of broadband
US9810931B2 (en) Ring cavity device and its fabrication method thereof
Geiss et al. Fabrication of free-standing lithium niobate nanowaveguides down to 50 nm in width
CN102916071A (en) Photodiode and manufacturing method thereof
CA3168436A1 (en) Method for manufacturing an electro-optical device and electro-optical device
CN110426772B (en) Photonic crystal heterostructure capable of realizing one-way transmission of elliptically polarized light
CN215494219U (en) Micro-disk cavity of on-chip integrated waveguide
Cheng et al. Three-step lithography to the fabrication of vertically coupled micro-ring resonators in amorphous silicon-on-insulator
JP4734633B2 (en) Periodic structure and manufacturing method thereof
Gao et al. Down-scaling grating couplers and waveguides in single-crystal diamond for VIS-UV operation
US7097778B2 (en) Process for fabricating a micro-optical lens
CN108511468A (en) Light-sensitive device and preparation method thereof
KR101760180B1 (en) Method for forming electrode of optical modulator using backside illumination
CN112925059A (en) Micro-disk cavity of on-chip integrated waveguide and preparation method thereof
CN110133800B (en) Waveguide type photonic crystal heterostructure capable of realizing wide-band unidirectional high transmission

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant