CN105634448A - Triangular wave generation circuit in class-D chip provided with boost module - Google Patents
Triangular wave generation circuit in class-D chip provided with boost module Download PDFInfo
- Publication number
- CN105634448A CN105634448A CN201610013887.7A CN201610013887A CN105634448A CN 105634448 A CN105634448 A CN 105634448A CN 201610013887 A CN201610013887 A CN 201610013887A CN 105634448 A CN105634448 A CN 105634448A
- Authority
- CN
- China
- Prior art keywords
- triangular wave
- nmos tube
- clock signal
- pmos
- drain electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K4/00—Generating pulses having essentially a finite slope or stepped portions
- H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
Abstract
The invention discloses a triangular wave generation circuit in a class-D chip provided with a boost module. The triangular wave generation circuit comprises a fully differential operational amplifier, two symmetrical RC (Resistance Capacitance) parallel branches connected between an input end and an output end of the fully differential operational amplifier, four switch tubes and a current generation module used for outputting a pair of currents with the same magnitude and the opposite directions, wherein the four switch tubes are divided into two groups and are respectively controlled to switch on and off through a first clock signal and a second clock signal which are inverted to each other, so that the pair of currents with the same magnitude and the opposite directions can charge capacitors in the two RC parallel branches alternatively, and thus the normal phase output end and the inverted phase output end of the fully differential operational amplifier obtain a pair of triangular waves which are inverted to each other, wherein the phase of the triangular wave obtained by the inverted phase output end and the phase of the first clock signal are the same. The triangular wave generation circuit only adopts one operational amplifier to generate the triangular wave corresponding to the existing clock signal through the existing clock signal, so that circuit implementation is simpler.
Description
Technical field
The present invention relates to circuit for generating triangular wave, particularly relate to the circuit for generating triangular wave in a kind of D class chip with boost module.
Background technology
D class chip, specifically during category D amplifier chip work, enters saturation by input signal by transistor, and its transistor is equivalent to a switch connected, and power supply and load are directly connected. Ideal crystal pipe is not because having saturation voltage drop and not power consumption, and actually transistor always has only small saturation voltage drop and consumes part electric energy. This power consumption is only relevant with the characteristic of pipe, and unrelated with the size of signal output, so D class chip is particularly conducive to the occasion of super high power.
Time D class chip is applied to the audio frequency apparatus such as earphone, audio amplifier, also tends to need to access DC/DC booster circuit, therefore to the convenience of application, had been developed that now the D class chip with boost module. Compared to original technology, this D class chip with boost module has the more broadcasting and TV pressure scope of application.
Same circuit wherein can be produced for the D class chip with boost module that the modulating frequency of boost module is identical with the modulating frequency of D class chip, triangular wave and clock signal (clk); But, for the D class chip with boost module that the modulating frequency of boost module is different with the modulating frequency of D class chip, triangular wave and clock signal (clk) are cannot to produce in same circuit wherein. So for latter event, identical with clk phase place in order to ensure that two circuit produce triangular wave, generally can use phase-locked loop circuit, circuit is relatively complicated.
Therefore, those skilled in the art is devoted to develop the circuit for generating triangular wave in a kind of D class chip with boost module, it is achieved the circuit relatively simple by structure produces the triangular wave identical with clk phase place.
Summary of the invention
For achieving the above object, the invention provides the circuit for generating triangular wave in a kind of D class chip with boost module, it is characterized in that, including current generating module, Full differential operational amplifier, a RC parallel branch, the 2nd RC parallel branch, the first switching tube, second switch pipe, the 3rd switching tube and the 4th switching tube;
The grid of described first switching tube accepts the first clock signal, and source electrode is connected with the first outfan of described current generating module, and drain electrode is connected with the first end of a described RC parallel branch; The grid of described second switch pipe accepts described first clock signal, and source electrode is connected with the second outfan of described current generating module, and drain electrode is connected with the first end of a described RC parallel branch;
The grid of described 3rd switching tube accepts second clock signal, and source electrode is connected with the first outfan of described current generating module, and drain electrode is connected with the first end of described 2nd RC parallel branch; The grid of described 4th switching tube accepts described second clock signal, and source electrode is connected with the second outfan of described current generating module, and drain electrode is connected with the first end of described 2nd RC parallel branch;
The size of current of the first outfan of described current generating module and the output of the second outfan is equal, in opposite direction; Described first clock signal is inverting each other with described second clock signal; A described RC parallel branch and described 2nd RC parallel branch are mutually symmetrical;
The in-phase input end of described Full differential operational amplifier is connected with the first end of a described RC parallel branch, inverting input is connected with the first end of described 2nd RC parallel branch, in-phase output end is connected with the second end of described 2nd RC parallel branch, and reversed-phase output is connected with the second end of a described RC parallel branch;
The reversed-phase output of described Full differential operational amplifier exports the first triangular wave, and in-phase output end exports the second triangular wave, and described first triangular wave is inverting each other with described second triangular wave.
Further, described first switching tube is PMOS MP3, and described second switch pipe is NMOS tube MN4, and described 3rd switching tube is PMOS MP4, and described 4th switching tube is NMOS tube MN3.
Further, described second clock signal is described first clock signal output signal after a phase inverter.
Further, a described RC parallel branch is made up of electric capacity C2 in parallel and resistance R2, and described 2nd RC parallel branch is made up of electric capacity C3 in parallel and resistance R3, C2=C3, R2=R3.
Further, described current generating module includes electric current and produces branch road, the first current mirror and the second current mirror, described first current mirror is connected to described electric current and produces between branch road and the source electrode of described PMOS MP3, and described second current mirror is connected to described electric current and produces between branch road and the source electrode of described NMOS tube MN3.
Further, described electric current generation branch road includes error amplifier, NMOS tube MN1 and resistance R4; The normal phase input end of described error amplifier accepts from extraneous voltage VA, and inverting input is connected to the source electrode of described NMOS tube MN1, and outfan is connected to the grid of described NMOS tube MN1; The drain electrode of described NMOS tube MN1 is connected with described first current mirror, and the source electrode of described NMOS tube MN1 is through described resistance R4 ground connection;
Described voltage VA=PVDD/N, wherein PVDD is supply voltage, and N is natural number, and N can be conditioned.
Further, described first current mirror includes the PMOS MP1 of cascade, PMOS MP2 and PMOS MP5, and their source electrode is connected with described supply voltage; The drain electrode of described PMOS MP1 is connected with the drain electrode of described NMOS tube MN1, and the drain electrode of described PMOS MP5 is connected with the source electrode of described PMOS MP3, and the drain electrode of described PMOS MP2 is connected to described second current mirror.
Further, described second current mirror includes the NMOS tube MN2 and NMOS tube MN5 of cascade, their source ground, the drain electrode of described NMOS tube MN2 is connected with the drain electrode of described PMOS MP2, and the drain electrode of described NMOS tube MN5 is connected with the source electrode of described NMOS tube MN3.
In the better embodiment of the present invention, providing the circuit for generating triangular wave in a kind of D class chip with boost module, its core circuit is made up of Full differential operational amplifier, two the symmetrical RC parallel branches being connected between Full differential operational amplifier input, outfan and four switching tubes (MP3, MN4, MP4, MN3). Four switching tubes are divided into two groups, its switch is controlled respectively by first, second clock signal inverting each other, often two switching tube alternate conduction in group are so that two electric capacity are alternately charged by a pair electric current in opposite direction equal in magnitude, thus obtain triangular wave inverting each other a pair at the positive and negative phase output terminal of Full differential operational amplifier. Wherein, a pair electric current in opposite direction equal in magnitude is produced by the current generating module in circuit for generating triangular wave, and this current generating module includes error amplifier and two current mirrors. Intermediate level can be obtained by the present invention to be allTriangular wave inverting each other a pair, wherein, it is identical with the first clock signal phase maintenance controlling the 3rd PMOS MP3 that the reversed-phase output of Full differential operational amplifier obtains triangular wave. Therefore, the circuit for generating triangular wave in the D class chip with boost module of the present invention just can produce corresponding triangular wave by existing clock signal only with an operational amplifier, makes circuit realiration simpler.
Below with reference to accompanying drawing, the technique effect of the design of the present invention, concrete structure and generation is described further, to be fully understood from the purpose of the present invention, feature and effect.
Accompanying drawing explanation
Fig. 1 is in a preferred embodiment, the circuit diagram of the circuit for generating triangular wave in the D class chip with boost module of the present invention.
Fig. 2 shows the triangular wave inverting each other a pair that the circuit for generating triangular wave in the D class chip with boost module shown in Fig. 1 produces.
Detailed description of the invention
As shown in Figure 1, circuit for generating triangular wave in the D class chip with boost module of the present invention is made up of its core circuit and current generating module, and core circuit therein includes Full differential operational amplifier A2, the RC parallel branch being made up of electric capacity C2 in parallel and resistance R2, the 2nd RC parallel branch being made up of electric capacity C3 in parallel and resistance R3 and four switching tubes. Oneth RC parallel branch is connected between in-phase input end and the reversed-phase output of Full differential operational amplifier A2, and the 2nd RC parallel branch is connected between inverting input and the in-phase output end of Full differential operational amplifier A2. Four switching tubes are divided into two groups, respectively by clock signal clk inverting each other andControl, sequentially turn on so that a RC parallel branch and the 2nd RC parallel branch accept the electric current equal in magnitude, in opposite direction a pair from current generating module successively, thus export triangular wave inverting each other a pair at the in-phase output end of Full differential operational amplifier A2 and reversed-phase output.
Specifically in the present embodiment, as it is shown in figure 1, first group of switching tube is PMOS MP3 and NMOS tube NM4, wherein, the grid of PMOS MP3 accepts the first clock signal clk, and source electrode is connected with the first outfan of current generating module, and drain electrode is connected with the first end of a RC parallel branch; The grid of NMOS tube MN4 accepts the first clock signal clk, and source electrode is connected with the second outfan of current generating module, and drain electrode is connected with the first end of a RC parallel branch. Second group of switching tube is PMOS MP4 and NMOS tube NM3, and wherein, the grid of PMOS MP4 accepts second clock signalSource electrode is connected with the first outfan of current generating module, and drain electrode is connected with the first end of the 2nd RC parallel branch; The grid of NMOS tube NM3 accepts second clock signalSource electrode is connected with the second outfan of current generating module, and drain electrode is connected with the first end of the 2nd RC parallel branch. Oneth RC parallel branch with the second end of the 2nd RC parallel branch is and Full differential operational amplifier A2 one end being connected.
Oneth RC parallel branch and the 2nd RC parallel branch are mutually symmetrical, i.e. electric capacity C2=C3, resistance R2=R3 in two branch roads. Second clock signalIt can be first clock signal clk output signal after a phase inverter.
As it is shown in figure 1, for providing the electric current that the current generating module of a pair output electric current includes being made up of error amplifier A1, NMOS tube MN1 and resistance R4 to produce branch road and two current mirrors in the present embodiment. Producing in branch road at electric current, the normal phase input end of error amplifier A1 accepts from extraneous voltage VA, and inverting input is connected to the source electrode of NMOS tube MN1, and outfan is connected to the grid of NMOS tube MN1; The drain electrode of NMOS tube MN1 is connected with the first current mirror, and the source electrode of NMOS tube MN1 is through resistance R4 ground connection. Wherein, voltage VA=PVDD/N, PVDD are supply voltage; N is natural number, and N can be conditioned, for instance N=2.
First current mirror includes the PMOS MP1 of cascade, PMOS MP2 and PMOS MP5, and their source electrode is connected with supply voltage PVDD; The drain electrode of PMOS MP1 is connected with the drain electrode of NMOS tube MN1, and the drain electrode of PMOS MP2 is connected to the second current mirror. Second current mirror includes the NMOS tube MN2 and NMOS tube MN5 of cascade, their source ground, and the drain electrode of NMOS tube MN2 is connected with the drain electrode of PMOS MP2. The drain electrode of PMOS MP5 and the drain electrode of NMOS tube MN5, as first, second outfan of current generating module, export the electric current that above-mentioned a pair is equal in magnitude, in opposite direction.
It is recognised that the voltage VB at B place, namely the voltage at NMOS tube MN1 source electrode place is equal to the voltage at A place, i.e. the voltage VA at the normal phase input end place of error amplifier A1, i.e. VB=VA=PVDD/N. Now, the electric current of PMOS MP1 drain electrode place is equal to the electric current on resistance R4The size of therefore above-mentioned electric current equal in magnitude, in opposite direction a pair
The work process of the circuit for generating triangular wave in the D class chip with boost module of the present invention is as follows:
As clk=1,NMOS tube MN4 and PMOS MP4 conducting, a pair above-mentioned electric current exports from the drain electrode of NMOS tube MN5 and PMOS MP5 respectively, and C2 and C3 is charged. Owing to Full differential operational amplifier A1 can force its normal phase input end voltage IN+ to be slightly lower than its anti-phase input terminal voltage IN-, therefore its reversed-phase output voltage OUT-rises, and positive output end voltage OUT+ declines.
Specifically, now IN+ and IN-approximates PVDD/2, (OUT-)+(OUT+)=PVDD;
OUT-rises, ascending amount
OUT+ declines, slippageWherein, TclkIt it is the cycle of the first clock signal clk.
As clk=0,NMOS tube pipe MN3 and PMOS MP3 conducting, a pair above-mentioned electric current exports from the drain electrode of NMOS tube MN5 and PMOS MP5 respectively, and C2 and C3 is charged. Full differential operational amplifier A1 can force its normal phase input end voltage IN+ to be slightly larger than its anti-phase input terminal voltage IN-, and therefore its reversed-phase output voltage OUT-declines, and positive output end voltage OUT+ rises.
Specifically, now IN+ and IN-approximates PVDD/2, (OUT-)+(OUT+)=PVDD;
OUT-declines, slippage
OUT+ rises, ascending amountWherein, second clock signalCycle equal to the cycle T of the first clock signal clkclk��
Thus create a pair triangular wave at two outfans of Full differential operational amplifier A1, as in figure 2 it is shown, the frequency of this pair triangular waveIntermediate level is PVDD/2, and amplitude isVisible, by regulating parameter N, it is possible to regulate the amplitude of the triangular wave obtained. Wherein, reversed-phase output exports triangular wave and the first clock signal clk keep homophase.
The preferred embodiment of the present invention described in detail above. Should be appreciated that those of ordinary skill in the art just can make many modifications and variations according to the design of the present invention without creative work. Therefore, all those skilled in the art, all should in the protection domain being defined in the patent claims under this invention's idea on the basis of existing technology by the available technical scheme of logical analysis, reasoning, or a limited experiment.
Claims (8)
1. the circuit for generating triangular wave in the D class chip with boost module, it is characterized in that, including current generating module, Full differential operational amplifier, a RC parallel branch, the 2nd RC parallel branch, the first switching tube, second switch pipe, the 3rd switching tube and the 4th switching tube;
The grid of described first switching tube accepts the first clock signal, and source electrode is connected with the first outfan of described current generating module, and drain electrode is connected with the first end of a described RC parallel branch; The grid of described second switch pipe accepts described first clock signal, and source electrode is connected with the second outfan of described current generating module, and drain electrode is connected with the first end of a described RC parallel branch;
The grid of described 3rd switching tube accepts second clock signal, and source electrode is connected with the first outfan of described current generating module, and drain electrode is connected with the first end of described 2nd RC parallel branch; The grid of described 4th switching tube accepts described second clock signal, and source electrode is connected with the second outfan of described current generating module, and drain electrode is connected with the first end of described 2nd RC parallel branch;
The size of current of the first outfan of described current generating module and the output of the second outfan is equal, in opposite direction; Described first clock signal is inverting each other with described second clock signal; A described RC parallel branch and described 2nd RC parallel branch are mutually symmetrical;
The in-phase input end of described Full differential operational amplifier is connected with the first end of a described RC parallel branch, inverting input is connected with the first end of described 2nd RC parallel branch, in-phase output end is connected with the second end of described 2nd RC parallel branch, and reversed-phase output is connected with the second end of a described RC parallel branch;
The reversed-phase output of described Full differential operational amplifier exports the first triangular wave, and in-phase output end exports the second triangular wave, and described first triangular wave is inverting each other with described second triangular wave.
2. the circuit for generating triangular wave in the D class chip with boost module as claimed in claim 1, wherein said first switching tube is PMOS MP3, described second switch pipe is NMOS tube MN4, and described 3rd switching tube is PMOS MP4, and described 4th switching tube is NMOS tube MN3.
3. the circuit for generating triangular wave in the D class chip with boost module as claimed in claim 1 or 2, wherein said second clock signal is described first clock signal output signal after a phase inverter.
4. the circuit for generating triangular wave in the D class chip with boost module as claimed in claim 2, a wherein said RC parallel branch is made up of electric capacity C2 in parallel and resistance R2, described 2nd RC parallel branch is made up of electric capacity C3 in parallel and resistance R3, C2=C3, R2=R3.
5. the circuit for generating triangular wave in the D class chip with boost module as claimed in claim 4, wherein said current generating module includes electric current and produces branch road, the first current mirror and the second current mirror, described first current mirror is connected to described electric current and produces between branch road and the source electrode of described PMOS MP3, and described second current mirror is connected to described electric current and produces between branch road and the source electrode of described NMOS tube MN3.
6. the circuit for generating triangular wave in the D class chip with boost module as claimed in claim 5, wherein said electric current produces branch road and includes error amplifier, NMOS tube MN1 and resistance R4; The normal phase input end of described error amplifier accepts from extraneous voltage VA, and inverting input is connected to the source electrode of described NMOS tube MN1, and outfan is connected to the grid of described NMOS tube MN1; The drain electrode of described NMOS tube MN1 is connected with described first current mirror, and the source electrode of described NMOS tube MN1 is through described resistance R4 ground connection;
Described voltage VA=PVDD/N, wherein PVDD is supply voltage, and N is natural number, and N can be conditioned.
7. the circuit for generating triangular wave in the D class chip with boost module as claimed in claim 6, wherein said first current mirror includes the PMOS MP1 of cascade, PMOS MP2 and PMOS MP5, and their source electrode is connected with described supply voltage; The drain electrode of described PMOS MP1 is connected with the drain electrode of described NMOS tube MN1, and the drain electrode of described PMOS MP5 is connected with the source electrode of described PMOS MP3, and the drain electrode of described PMOS MP2 is connected to described second current mirror.
8. the circuit for generating triangular wave in the D class chip with boost module as claimed in claim 7, wherein said second current mirror includes the NMOS tube MN2 and NMOS tube MN5 of cascade, their source ground, the drain electrode of described NMOS tube MN2 is connected with the drain electrode of described PMOS MP2, and the drain electrode of described NMOS tube MN5 is connected with the source electrode of described NMOS tube MN3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610013887.7A CN105634448A (en) | 2016-01-08 | 2016-01-08 | Triangular wave generation circuit in class-D chip provided with boost module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610013887.7A CN105634448A (en) | 2016-01-08 | 2016-01-08 | Triangular wave generation circuit in class-D chip provided with boost module |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105634448A true CN105634448A (en) | 2016-06-01 |
Family
ID=56049066
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610013887.7A Pending CN105634448A (en) | 2016-01-08 | 2016-01-08 | Triangular wave generation circuit in class-D chip provided with boost module |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105634448A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI721750B (en) * | 2020-01-06 | 2021-03-11 | 晶豪科技股份有限公司 | Class d power amplifier |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2543259Y (en) * | 2002-04-18 | 2003-04-02 | 深圳键桥通讯技术有限公司 | Output short-circuit intelligent protection |
| CN2543257Y (en) * | 2002-04-18 | 2003-04-02 | 深圳键桥通讯技术有限公司 | DC zero-current induction detecting protective device |
| CN2810028Y (en) * | 2003-11-26 | 2006-08-23 | 雅马哈株式会社 | Class-D amplifier |
| US20070252566A1 (en) * | 2006-05-01 | 2007-11-01 | Jun Honda | Method to reduce inrush voltage and current in a switching power converter |
| CN103001607A (en) * | 2011-09-08 | 2013-03-27 | 英特尔移动通信有限责任公司 | Triangular waveform generator having differential output synchronized with external clock signal |
| CN203554409U (en) * | 2013-10-28 | 2014-04-16 | 杭州利亿达科技有限公司 | 4-20mA simulating output circuit outputting multipath electrical parameter signals in mixed manner |
| CN104202021A (en) * | 2014-08-25 | 2014-12-10 | 长沙瑞达星微电子有限公司 | High accuracy sawtooth wave generator |
| CN105226488A (en) * | 2015-11-20 | 2016-01-06 | 深圳市创鑫激光股份有限公司 | A kind of drive circuit for laser |
-
2016
- 2016-01-08 CN CN201610013887.7A patent/CN105634448A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2543259Y (en) * | 2002-04-18 | 2003-04-02 | 深圳键桥通讯技术有限公司 | Output short-circuit intelligent protection |
| CN2543257Y (en) * | 2002-04-18 | 2003-04-02 | 深圳键桥通讯技术有限公司 | DC zero-current induction detecting protective device |
| CN2810028Y (en) * | 2003-11-26 | 2006-08-23 | 雅马哈株式会社 | Class-D amplifier |
| US20070252566A1 (en) * | 2006-05-01 | 2007-11-01 | Jun Honda | Method to reduce inrush voltage and current in a switching power converter |
| CN103001607A (en) * | 2011-09-08 | 2013-03-27 | 英特尔移动通信有限责任公司 | Triangular waveform generator having differential output synchronized with external clock signal |
| CN203554409U (en) * | 2013-10-28 | 2014-04-16 | 杭州利亿达科技有限公司 | 4-20mA simulating output circuit outputting multipath electrical parameter signals in mixed manner |
| CN104202021A (en) * | 2014-08-25 | 2014-12-10 | 长沙瑞达星微电子有限公司 | High accuracy sawtooth wave generator |
| CN105226488A (en) * | 2015-11-20 | 2016-01-06 | 深圳市创鑫激光股份有限公司 | A kind of drive circuit for laser |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI721750B (en) * | 2020-01-06 | 2021-03-11 | 晶豪科技股份有限公司 | Class d power amplifier |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104205641B (en) | System for clock converter circuit | |
| CN102594272B (en) | Circuit for reducing electromagnetic interference of class-D audio-frequency power amplifier | |
| CN102594299B (en) | Square-wave generator circuit | |
| CN209184485U (en) | A kind of charge pump circuit | |
| CN103163933A (en) | Current mirror image circuit | |
| CN101483408B (en) | Passive frequency mixer | |
| CN106612119A (en) | Comparator and analog-to-digital converter | |
| CN102522880A (en) | Slope compensation circuit with frequency self-adaptation function | |
| CN104579245B (en) | RC oscillator | |
| CN105634448A (en) | Triangular wave generation circuit in class-D chip provided with boost module | |
| CN103378810B (en) | Distortion in analog circuit is eliminated | |
| CN109039315A (en) | A kind of analog switching circuit of adjustable opening time | |
| CN208623548U (en) | A kind of charge pump circuit | |
| CN108123687A (en) | Pierce circuit with spread spectrum function | |
| CN105897168A (en) | Rc oscillator | |
| CN110190835A (en) | Zero imbalance comparator circuit of one kind | |
| CN206524828U (en) | A kind of comparator and analog-to-digital conversion device | |
| CN205809757U (en) | Dynamic voltage adjustment device and signal amplifying system | |
| CN104202014A (en) | Digital tuning circuit for RC (resistor-capacitor) filter | |
| CN210137303U (en) | Sine wave generating circuit and PDLC display | |
| CN109639135B (en) | Charge pump circuit | |
| CN208836097U (en) | A kind of analog switching circuit of adjustable opening time | |
| CN204090126U (en) | Audio frequency PWM circuit and stereo set | |
| CN105978551B (en) | A kind of chaos circuit | |
| CN102510212B (en) | Dual-channel output charge pump circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160601 |
|
| RJ01 | Rejection of invention patent application after publication |