CN105633170A - Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus - Google Patents

Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus Download PDF

Info

Publication number
CN105633170A
CN105633170A CN201610097577.8A CN201610097577A CN105633170A CN 105633170 A CN105633170 A CN 105633170A CN 201610097577 A CN201610097577 A CN 201610097577A CN 105633170 A CN105633170 A CN 105633170A
Authority
CN
China
Prior art keywords
active layer
film transistor
metal oxide
oxide thin
protective layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610097577.8A
Other languages
Chinese (zh)
Inventor
徐华
徐苗
李民
李洪濛
邹建华
陶洪
王磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
South China University of Technology SCUT
Original Assignee
GUANGZHOU NEW VISION OPTOELECTRONIC CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GUANGZHOU NEW VISION OPTOELECTRONIC CO Ltd filed Critical GUANGZHOU NEW VISION OPTOELECTRONIC CO Ltd
Priority to CN201610097577.8A priority Critical patent/CN105633170A/en
Publication of CN105633170A publication Critical patent/CN105633170A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13069Thin film transistor [TFT]

Abstract

A metal oxide thin film transistor and a preparation method therefor, an array substrate and a display apparatus are disclosed. An active layer protection layer for separating an active layer from source and drain electrodes is arranged in the thin film transistor; the active layer protection layer is an (MO)x(SnO2)y thin film, wherein x is greater than or equal to 1 and less than 1; y is greater than or equal to 0.4 and less than or equal to 1; x+y=1; and M is selected from any one or a combination of any more than two kinds of rare earth elements of silicon, aluminum, gallium, magnesium, calcium, strontium, bismuth, tantalum, hafnium, zirconium, scandium, yttrium or lanthanide. According to the invention, the metal oxide thin film transistor prepared by a wet method back channel etch mode is realized, and the preparation process is simple; the prepared metal oxide thin film transistor is high in stability and low in cost; and the array substrate and the display apparatus equipped with the metal oxide thin film transistor also have the characteristics of high stability and low cost.

Description

Metal oxide thin-film transistor and preparation method thereof and array base palte and display device
Technical field
The present invention relates to photoelectric device technical field, particularly to a kind of metal oxide thin-film transistor and preparation method thereof and array base palte and the display device with this metal oxide thin-film transistor.
Background technology
In recent years, novel flat-plate shows that (FlatPanelDisplay, FPD) industry development is maked rapid progress, and the high demand shown for large scale, high resolution flat promotes day by day. As thin film transistor (TFT) (ThinFilmTransistor, the TFT) backplane technology of FPD industry core technology, also experiencing deep change.
Metal-oxide (MetalOxide, MO) TFT not only have mobility higher, can room temperature prepare, the feature such as visible transparent, but also there is excellent large-area uniformity, therefore oxide TFT technology has just attracted much industry attention since being born.
The metal-oxide semiconductor (MOS) TFT technology advantage because having multi-crystal TFT and non-crystalline silicon tft concurrently, it is believed that be the device of most potentiality in Display Technique of future generation. Especially in the preparation of TFT panel, the preparation technology of metal-oxide TFT and existing non-crystalline silicon tft production technology because similar device architecture and can low-temperature growth and compatible, namely back of the body channel etching (BackChannelEtch, the BCE) technique that technical process is simple, cost is low can be adopted. But owing to metal-oxide film chemical stability is poor, when it is as active layer material, the liquid that is easily etched damages, so that the back of the body channel etching manufacturing process of metal oxide thin-film transistor is difficult in prior art.
Therefore, not enough for prior art, it is provided that a kind of metal oxide thin-film transistor and preparation technology thereof are to overcome prior art deficiency very necessary.
Summary of the invention
It is an object of the invention to avoid the deficiencies in the prior art part to provide a kind of metal oxide thin-film transistor and preparation method thereof, metal oxide thin-film transistor and preparation method thereof solves metal oxide thin-film transistor in prior art cannot carry on the back problem prepared by channel etching mode by wet method, metal oxide thin-film transistor of the present invention and preparation method thereof can be carried on the back channel etching mode by wet method and prepare, there is preparation technology simple, prepared metal oxide thin-film transistor good stability, feature with low cost.
The above-mentioned purpose of the present invention is realized by following technological means.
Thering is provided a kind of metal oxide thin-film transistor, be provided with active layer protective layer active layer and source-drain electrode separated, described active layer protective layer is (MO) x (SnO2) y thin film, wherein 0��x < 1,0.4��y��1, and the combination that x+y=1, M are one or more arbitrary elements in silicon, aluminum, gallium, magnesium, calcium, strontium, bismuth, tantalum, hafnium, zirconium, scandium, yttrium or lanthanide series rare-earth elements.
The thickness of above-mentioned active layer protective layer is 1 ~ 30nm.
Preferably, the thickness of above-mentioned active layer protective layer is 2 ~ 10nm.
Above-mentioned active layer is metal oxide semiconductor material, and described active layer is made up of single thin film or is made up of folded the setting of plural layers.
Above-mentioned metal oxide thin-film transistor, active layer and active layer protective layer are patterned obtaining the figure layer of patterning by a patterning processes.
Above-mentioned metal oxide thin-film transistor, the etching liquid of active layer protective layer is any one in Fluohydric acid., formic acid, acetic acid, glacial acetic acid or oxalic acid.
Above-mentioned metal oxide thin-film transistor, source-drain electrode adopts wet method back of the body channel etching mode to pattern.
The preparation method that the present invention provides a kind of above-mentioned metal oxide thin-film transistor, active layer deposits active layer protective layer in any one mode in physical vaporous deposition, chemical vapour deposition technique, pulsed laser deposition, atomic layer deposition method, solwution method or thermal evaporation, active layer protective layer and active layer are patterned obtaining the figure layer of patterning entirely through a patterning processes; The etching liquid of active layer protective layer is any one in Fluohydric acid., formic acid, acetic acid, glacial acetic acid or oxalic acid;
The source-drain electrode of metal oxide thin-film transistor adopts wet method back of the body channel etching mode to pattern.
The present invention also provides for a kind of array base palte, has above-mentioned metal oxide thin-film transistor.
The present invention also provides for a kind of display device, has above-mentioned array base palte.
The metal oxide thin-film transistor of the present invention, is provided with active layer protective layer active layer and source-drain electrode separated, and described active layer protective layer is (MO) x (SnO2) y thin film, wherein 0��x < 1,0.4��y��1, and the combination that x+y=1, M are one or more arbitrary elements in silicon, aluminum, gallium, magnesium, calcium, strontium, bismuth, tantalum, hafnium, zirconium, scandium, yttrium or lanthanide series rare-earth elements. The present invention is by arranging (MO) x (SnO2) y thin film is as active layer protective layer, it is achieved that carry on the back channel etching mode by wet method and prepare metal oxide thin-film transistor, there is preparation technology simple, prepared metal oxide thin-film transistor good stability, with low cost. Array base palte and the display device with this metal oxide thin-film transistor also have good stability, feature with low cost.
The preparation method of the metal oxide thin-film transistor of the present invention, deposits active layer protective layer on active layer, is patterned obtaining the figure layer of patterning by active layer protective layer and active layer entirely through a patterning processes. Achieve and prepare metal oxide thin-film transistor by wet method back of the body channel etching mode, there is preparation technology simple, prepared metal oxide thin-film transistor good stability, with low cost.
Accompanying drawing explanation
The present invention is further illustrated to utilize accompanying drawing, but the content in accompanying drawing does not constitute any limitation of the invention.
Fig. 1 is the structural representation of a kind of metal oxide thin-film transistor of the present invention.
Fig. 2 is the schematic diagram of the step a) of the preparation method of the metal oxide thin-film transistor of the embodiment of the present invention 2;
Fig. 3 is the schematic diagram of the step b) of the preparation method of the metal oxide thin-film transistor of embodiments of the invention 2;
Fig. 4 is the schematic diagram of the step c) of the preparation method of the metal oxide thin-film transistor of embodiments of the invention 2;
Fig. 5 is the schematic diagram of the step d) of the preparation method of the metal oxide thin-film transistor of embodiments of the invention 2;
Fig. 6 is the transfer characteristic curve figure of the metal oxide thin-film transistor of embodiments of the invention 3;
Fig. 7 is the transfer characteristic curve figure of the metal oxide thin-film transistor of embodiments of the invention 4.
In FIG, including:
Substrate 01, grid 02, gate insulator 03, active layer 04,
Active layer protective layer 05, source electrode 06-1, drain electrode 06-2, passivation layer 07.
Detailed description of the invention
The invention will be further described with the following Examples.
Embodiment 1.
A kind of metal oxide thin-film transistor; as shown in Figure 1; including the grid 02 being located in substrate 01; cover the gate insulator 03 of grid 02, be located at the source-drain electrode on the semiconductor active layer 04 above gate insulator 03, active layer protective layer 05, active layer protective layer (source electrode indicates with 06-1, drain electrode indicates with 06-2) and passivation layer 07.
Wherein, active layer protective layer is (MO) x (SnO2) y thin film, wherein 0��x < 1,0.4��y��1, and the combination that x+y=1, M are one or more arbitrary elements in silicon, aluminum, gallium, magnesium, calcium, strontium, bismuth, tantalum, hafnium, zirconium, scandium, yttrium or lanthanide series rare-earth elements.
The thickness of active layer protective layer is 1 ~ 30nm, it is preferred to 2 ~ 10nm.
Active layer is metal oxide semiconductor material, and active layer can be made up of single thin film or is made up of folded the setting of plural layers. The material of active layer 04 can be: the combination of any one or its lamination in Indium sesquioxide. (InO), zinc oxide (ZnO), indium zinc oxide (IZO), indium gallium (Ga-IZO), tin indium oxide (Sn-IZO), Indium sesquioxide. hafnium (Hf-IZO), Indium sesquioxide. aluminum (Al-IZO), Indium sesquioxide. tantalum (Ta-IZO), Indium sesquioxide. magnesium (Mg-IZO), can certainly be other semi-conducting materials, set as the case may be.
The material of source electrode 06-1 and drain electrode 06-2 is the combination of a kind of or its lamination in metal, alloy, oxidic transparent conductive film, Graphene, CNT, organic conductive layers, naturally it is also possible to for other conductive materials, sets as the case may be.
This metal oxide thin-film transistor, active layer protective layer can adopt the preparation method in magnetron sputtering, pulsed laser deposition, chemical vapour deposition (CVD), atomic force deposition or solwution method to be prepared from. Active layer and active layer protective layer are patterned obtaining the figure layer of patterning by a patterning processes. The etching liquid of active layer protective layer is any one in Fluohydric acid., formic acid, acetic acid, glacial acetic acid or oxalic acid.
This metal oxide thin-film transistor, source-drain electrode adopts wet method back of the body channel etching mode to pattern.
Metal oxide thin-film transistor in the present embodiment, is provided with active layer protective layer and active layer is protected, and active layer protective layer is the metal-oxide of stannum oxide and doping thereof, its with active layer can entirety adopt together with photoetching composition be patterned; And, namely protective layer itself is semi-conducting material, it is not necessary to the extra technique increasing removal protective layer, can not only realize the protection to active layer better, and have the simple feature of preparation technology. Additionally; the etching liquids such as various strong acid and highly basic are had very strong corrosion stability by protective layer; therefore when adopting the source-drain electrode of wet method pattern thin film transistor (TFT); active layer protective layer can protect active layer not by the impact of etching liquid effectively, thus the wet method back of the body raceway groove mode realizing low cost prepares thin film transistor (TFT).
In sum, the metal oxide thin-film transistor of the present embodiment is by arranging (MO) x (SnO2) y thin film is as active layer protective layer, it is achieved that carry on the back channel etching mode by wet method and prepare metal oxide thin-film transistor, there is preparation technology simple, prepared metal oxide thin-film transistor good stability, with low cost.
Embodiment 2.
The preparation method of a kind of metal oxide thin-film transistor, for preparing the metal oxide thin-film transistor of embodiment 1. As shown in Figures 2 to 5, comprise the steps.
A) in substrate 01, adopt the mode deposition of gate metal layer thin film of magnetron sputtering, formed the pattern including thin-film transistor gate 02 and gate line by photoetching process, as shown in Figure 2.
It should be noted that the material of substrate 01 can be hard glass substrate, it is also possible to be flexible substrates, as: PEN (PEN), polyethylene terephthalate (PET), polyimides (PI) or metal forming flexible substrate.
It should be noted that substrate 01 can be the substrate being formed without any rete, such as white glass, it is also possible to be the substrate being formed with other rete or pattern, for instance be formed with the substrate of cushion. Photoetching process generally includes the techniques such as photoresist coating, front baking, exposure, development, after bake, etching, photoresist lift off. Above-mentioned steps is specially and is initially formed gate metal layer film, and coating photoresist covers gate metal layer film; After front baking, utilize mask plate to expose, form exposure region and non-exposed area; Carrying out development and remove the photoresist (for positive photoresist) of exposure region, non-exposed area photoresist retains; After after bake operation, etching grid metal layer thin film, the gate metal layer film of non-exposed area is not etched due to the protection of photoresist; Finally, stripping photoresist, form the figure including thin-film transistor gate 02 and other metal wire.
Wherein, the material of gate metal layer film can for aluminum, copper, molybdenum, titanium, silver, gold, tantalum, tungsten, chromium metal simple-substance or its alloy or the laminated construction being made up of it. It is preferably the single or multiple lift composite membrane of copper, molybdenum, aluminum or their alloy composition.
B) in the substrate 01 completing above-mentioned steps, adopt the preparation methoies such as chemical vapour deposition (CVD), physical vapour deposition (PVD), atomic force deposition or solwution method, form gate insulator 03, as shown in Figure 3.
Wherein, the material of gate insulator 03 can be a kind of or multiple material composition in them the multilayer complex films in the oxide of silicon, the nitride of silicon, the oxide of hafnium, the nitrogen oxides of silicon, the oxide of aluminum or organic insulation etc.
C) after completing the procedure, then adopt the preparation method in magnetron sputtering, pulsed laser deposition, chemical vapour deposition (CVD), atomic force deposition or solwution method, sequentially form active layer 04 and active layer protective layer 05; Then together with being adopted with active layer entirety by active layer protective layer, photoetching composition is patterned, as shown in Figure 4.
Wherein, the material of metal-oxide semiconductor (MOS) active layer 04 is preferably: one in Indium sesquioxide. (InO), zinc oxide (ZnO), indium zinc oxide (IZO), indium gallium (Ga-IZO), tin indium oxide (Sn-IZO), Indium sesquioxide. hafnium (Hf-IZO), Indium sesquioxide. aluminum (Al-IZO), Indium sesquioxide. tantalum (Ta-IZO), Indium sesquioxide. magnesium (Mg-IZO) or its stack combinations.
The material of active layer protective layer is (MO) x (SnO2) y thin film, wherein 0��x < 1,0.4��y��1, and the combination that x+y=1, M are one or more arbitrary elements in silicon, aluminum, gallium, magnesium, calcium, strontium, bismuth, tantalum, hafnium, zirconium, scandium, yttrium or lanthanide series rare-earth elements. It is preferably, silicon stannum oxygen, aluminum stannum oxygen, gallium stannum oxygen compound.
D) after completing the procedure, form source-drain electrode layer film the figure forming, by photoetching process, the source electrode 06-1 including thin film transistor (TFT), draining 06-2 in preparation, and source-drain electrode invests on active layer protective layer, as shown in Figure 5.
Wherein, source-drain electrode materials is the combination of a kind of or its lamination in metal, alloy, oxidic transparent conductive film, Graphene, CNT, organic conductive layers. It is preferably: the combination of molybdenum, aluminum, copper and alloy thereof or its lamination.
Wherein, the preparation technology of source-drain electrode includes: first adopts magnetron sputtering technique depositing metal films as source-drain electrode thin film in the substrate 01 include active layer protective layer, adopts the photoetching process described in step a) to form the figure layer pattern including thin film transistor (TFT) source-drain electrode and other cabling; Wet method back of the body channel etching scheme etching is adopted to form required figure layer. Needing exist for illustrating, because this metal oxide thin-film transistor contains active layer protective layer, etching liquid is had very strong anti-etching performance by it; Therefore, active layer under it can be effectively prevented from the liquid damage that is etched. Finally, remove photoresist protective layer, complete the preparation of source-drain electrode.
E) in the substrate 01 completing above-mentioned steps, form passivation layer thin film 07, and form required pattern by photoetching process, as shown in Figure 1.
Wherein, passivation material is preferably: silicon oxide, the combination of silicon nitride, silicon oxynitride, aluminium oxide or its lamination.
The preparation method of the metal oxide thin-film transistor of the present embodiment; can effectively protect active layer when wet etching source-drain electrode not by the impact of etching liquid; without additional technique, active layer protective layer is further processed; and then realize the better protection to active layer, so the performance of the thin film transistor (TFT) of the preparation method formation of the present invention is more superior. The present embodiment achieves prepares metal oxide thin-film transistor by wet method back of the body channel etching mode, has preparation technology simple, and prepared metal oxide thin-film transistor good stability is with low cost.
Embodiment 3.
The preparation method that the present embodiment provides a kind of thin film transistor (TFT), specifically includes following steps:
A) adopt magnetron sputtering mode to deposit the metal molybdenum thin film of 200nm in substrate, form gate metal layer by photoetching process.
B) adopting the gate insulation layer thin film of chemical vapor deposition manner deposition lamination, gate insulator layer film is silicon nitride thick for 250nm and the silicon oxide of 50nm thickness, and forms gate insulation layer by photoetching process.
C) after completing gate insulation layer; magnetron sputtering deposition mode is adopted to be sequentially depositing active layer and active layer protective layer again; wherein active layer is indium gallium zinc (IGZO) thin film that 50nm is thick, and active layer protective layer is gallium stannum oxygen (GaSnO) thin film that 5nm is thick. The figure layer of active layer and active layer protective layer it is formed with finally by photoetching process. Here, the etching liquid of active layer protective layer and active layer is oxalate base etching liquid.
D) adopt magnetron sputtering mode to deposit the molybdenum layer of 200nm as source-drain electrode layer, and form source-drain electrode figure layer by photoetching process. Here, the etching liquid of molybdenum is commercial strong acid etching liquid.
E) finally adopt the mode of chemical vapour deposition (CVD) to deposit the SiOx thin film of 300nm as passivation layer, form passivation layer desirable pattern again through photoetching process.
The transfer curve performance of the metal oxide thin-film transistor that the present embodiment prepares is as shown in Figure 6. Device threshold voltage is 3.8V, and saturated mobility is 9.6cm2/ Vs, subthreshold swing is 0.24V/decade, and current on/off ratio is 108, it can be seen that the metal oxide thin-film transistor function admirable of the present embodiment.
The preparation method of the thin film transistor (TFT) of the present embodiment; can effectively protect active layer when wet etching source-drain electrode not by the impact of etching liquid; without additional technique, protective layer is further processed; and then realize the better protection to active layer, so the performance of the thin film transistor (TFT) of the preparation method formation of the present invention is more superior. The present embodiment achieves prepares metal oxide thin-film transistor by wet method back of the body channel etching mode, has preparation technology simple, and prepared metal oxide thin-film transistor good stability is with low cost.
Embodiment 4.
The preparation method that the present embodiment provides a kind of thin film transistor (TFT), specifically includes following steps:
A) adopt magnetron sputtering mode to deposit the metal molybdenum thin film of 200nm in substrate, form gate metal layer by photoetching process.
B) adopting the gate insulation layer thin film of chemical vapor deposition manner deposition lamination, gate insulator layer film is silicon nitride thick for 250nm and the silicon oxide of 50nm thickness, and forms gate insulation layer by photoetching process.
C) after completing gate insulation layer; magnetron sputtering deposition mode is adopted to be sequentially depositing active layer and active layer protective layer again; wherein active layer is indium zinc oxide (IZO) thin film that 10nm is thick; active layer protective layer is silicon stannum oxygen (SiSnO) thin film that 10nm is thick, is formed with the figure layer of active layer and active layer protective layer by photoetching process. Here, the etching liquid of active layer protective layer and active layer is acetic acid etching liquid.
D) adopt magnetron sputtering mode to deposit the molybdenum layer of 250nm as source-drain electrode layer, and form source-drain electrode figure layer by photoetching process. Here, the etching liquid of molybdenum is commercial strong acid etching liquid.
E) finally adopt the mode of chemical vapour deposition (CVD) to deposit the SiOx thin film of 300nm as passivation layer, form passivation layer desirable pattern again through photoetching process.
The transfer curve performance of the metal oxide thin-film transistor that the present embodiment prepares is as shown in Figure 7. Device threshold voltage is-1.2V, and saturated mobility is 40.5cm2/ Vs, subthreshold swing is 0.10V/decade, and current on/off ratio is 109, it can be seen that the metal oxide thin-film transistor function admirable of the present embodiment.
The preparation method of the thin film transistor (TFT) of the present embodiment; can effectively protect active layer when wet etching source-drain electrode not by the impact of etching liquid; without additional technique, protective layer is further processed; and then realize the better protection to active layer, so the performance of the thin film transistor (TFT) of the preparation method formation of the present invention is more superior. The present embodiment achieves prepares metal oxide thin-film transistor by wet method back of the body channel etching mode, has preparation technology simple, and prepared metal oxide thin-film transistor good stability is with low cost.
Embodiment 5.
A kind of array base palte, including any one metal oxide thin-film transistor in such as above-described embodiment 1 to 4, also includes other figure layer and the structures such as pixel electrode, public electrode, sealing coat certainly. Owing to the array base palte of the present embodiment includes above-mentioned thin film transistor (TFT), therefore its performance is more stable.
Embodiment 6.
A kind of display device, it includes the array base palte of embodiment 5, and this display device can be used for any product with display function or the parts such as mobile phone, panel computer, television set, display, notebook computer, DPF, navigator. Having the array base palte in embodiment 5 in the display device of the present embodiment, therefore its performance is better, display effect is good.
Certainly, can also including other conventional structures in the display device of the present embodiment, such as power subsystem, display driver element etc., this is no longer going to repeat them.
Finally should be noted that; above example is only in order to illustrate technical scheme but not limiting the scope of the invention; although the present invention being explained in detail with reference to preferred embodiment; it will be understood by those within the art that; technical scheme can be modified or equivalent replacement, without deviating from the spirit and scope of technical solution of the present invention.

Claims (10)

1. a metal oxide thin-film transistor, it is characterised in that: being provided with active layer protective layer active layer and source-drain electrode separated, described active layer protective layer is (MO) x (SnO2) y thin film, wherein 0��x < 1,0.4��y��1, and the combination that x+y=1, M are one or more arbitrary elements in silicon, aluminum, gallium, magnesium, calcium, strontium, bismuth, tantalum, hafnium, zirconium, scandium, yttrium or lanthanide series rare-earth elements.
2. metal oxide thin-film transistor according to claim 1, it is characterised in that: the thickness of described active layer protective layer is 1 ~ 30nm.
3. metal oxide thin-film transistor according to claim 2, it is characterised in that: the thickness of described active layer protective layer is 2 ~ 10nm.
4. metal oxide thin-film transistor according to claim 3, it is characterised in that: described active layer is metal oxide semiconductor material, and described active layer is made up of single thin film or is made up of folded the setting of plural layers.
5. metal oxide thin-film transistor according to claim 4, it is characterised in that: active layer and active layer protective layer are patterned obtaining the figure layer of patterning by a patterning processes.
6. metal oxide thin-film transistor according to claim 5, it is characterised in that: the etching liquid of active layer protective layer is any one in Fluohydric acid., formic acid, acetic acid, glacial acetic acid or oxalic acid.
7. metal oxide thin-film transistor according to claim 6, it is characterised in that: source-drain electrode adopts wet method back of the body channel etching mode to pattern.
8. the preparation method of the metal oxide thin-film transistor as described in claim 1 to 7 any one, it is characterized in that: on active layer, deposit active layer protective layer in any one mode in physical vaporous deposition, chemical vapour deposition technique, pulsed laser deposition, atomic layer deposition method, solwution method or thermal evaporation, active layer protective layer and active layer are patterned obtaining the figure layer of patterning entirely through a patterning processes; The etching liquid of active layer protective layer is any one in Fluohydric acid., formic acid, acetic acid, glacial acetic acid or oxalic acid; The source-drain electrode of metal oxide thin-film transistor adopts wet method back of the body channel etching mode to pattern.
9. an array base palte, it is characterised in that: have such as the metal oxide thin-film transistor of claim 1 to 7 any one.
10. a display device, it is characterised in that: there is array base palte as claimed in claim 9.
CN201610097577.8A 2016-02-23 2016-02-23 Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus Pending CN105633170A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610097577.8A CN105633170A (en) 2016-02-23 2016-02-23 Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610097577.8A CN105633170A (en) 2016-02-23 2016-02-23 Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus

Publications (1)

Publication Number Publication Date
CN105633170A true CN105633170A (en) 2016-06-01

Family

ID=56047907

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610097577.8A Pending CN105633170A (en) 2016-02-23 2016-02-23 Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus

Country Status (1)

Country Link
CN (1) CN105633170A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106298879A (en) * 2016-09-27 2017-01-04 广州新视界光电科技有限公司 Active layer material, thin film transistor (TFT) and the vertical and manufacture method of top gate structure TFT
CN107749422A (en) * 2017-09-21 2018-03-02 信利(惠州)智能显示有限公司 Oxide semiconductor thin-film transistor
CN111128877A (en) * 2019-12-25 2020-05-08 深圳市华星光电半导体显示技术有限公司 Preparation method of etching barrier type array substrate
CN111225965A (en) * 2017-10-19 2020-06-02 富士胶片电子材料美国有限公司 Etching composition
CN112234072A (en) * 2020-09-30 2021-01-15 福建华佳彩有限公司 Novel flexible TFT array substrate structure and manufacturing method thereof
WO2021258858A1 (en) * 2020-06-24 2021-12-30 京东方科技集团股份有限公司 Thin film transistor, semiconductor substrate and x-ray flat panel detector
WO2023024117A1 (en) * 2021-08-27 2023-03-02 京东方科技集团股份有限公司 Thin film transistor, display panel and display device
WO2023108707A1 (en) * 2021-12-16 2023-06-22 东南大学 Organic fiber-based carbon nanotube field effect transistor array and preparation method therefor
WO2023155091A1 (en) * 2022-02-17 2023-08-24 京东方科技集团股份有限公司 Metal oxide thin film transistor, array substrate, and display device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH023231A (en) * 1988-06-20 1990-01-08 Toshiba Corp Thin film transistor and manufacture thereof
CN1756447A (en) * 2004-06-10 2006-04-05 三星Sdi株式会社 Organic electroluminescent display device and its manufacturing method
CN101626036A (en) * 2008-07-08 2010-01-13 三星移动显示器株式会社 Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor
US20100163863A1 (en) * 2008-06-24 2010-07-01 Fujifilm Corporation Thin film field effect transistor and display
CN104241394A (en) * 2014-08-29 2014-12-24 京东方科技集团股份有限公司 Thin film transistor, corresponding manufacturing method of thin film transistor, display substrate and display device
CN104409515A (en) * 2014-11-26 2015-03-11 京东方科技集团股份有限公司 Oxide film transistor and manufacturing method thereof, array substrate and display device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH023231A (en) * 1988-06-20 1990-01-08 Toshiba Corp Thin film transistor and manufacture thereof
CN1756447A (en) * 2004-06-10 2006-04-05 三星Sdi株式会社 Organic electroluminescent display device and its manufacturing method
US20100163863A1 (en) * 2008-06-24 2010-07-01 Fujifilm Corporation Thin film field effect transistor and display
CN101626036A (en) * 2008-07-08 2010-01-13 三星移动显示器株式会社 Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor
CN104241394A (en) * 2014-08-29 2014-12-24 京东方科技集团股份有限公司 Thin film transistor, corresponding manufacturing method of thin film transistor, display substrate and display device
CN104409515A (en) * 2014-11-26 2015-03-11 京东方科技集团股份有限公司 Oxide film transistor and manufacturing method thereof, array substrate and display device

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106298879B (en) * 2016-09-27 2019-08-30 广州新视界光电科技有限公司 The production method of top-gated and vertical structure TFT
CN106298879A (en) * 2016-09-27 2017-01-04 广州新视界光电科技有限公司 Active layer material, thin film transistor (TFT) and the vertical and manufacture method of top gate structure TFT
CN107749422A (en) * 2017-09-21 2018-03-02 信利(惠州)智能显示有限公司 Oxide semiconductor thin-film transistor
CN111225965B (en) * 2017-10-19 2021-12-03 富士胶片电子材料美国有限公司 Etching composition
CN111225965A (en) * 2017-10-19 2020-06-02 富士胶片电子材料美国有限公司 Etching composition
US11198816B2 (en) 2017-10-19 2021-12-14 Fujifilm Electronic Materials U.S.A., Inc. Etching compositions
CN111128877A (en) * 2019-12-25 2020-05-08 深圳市华星光电半导体显示技术有限公司 Preparation method of etching barrier type array substrate
CN111128877B (en) * 2019-12-25 2022-08-23 深圳市华星光电半导体显示技术有限公司 Preparation method of etching barrier type array substrate
WO2021258858A1 (en) * 2020-06-24 2021-12-30 京东方科技集团股份有限公司 Thin film transistor, semiconductor substrate and x-ray flat panel detector
CN112234072A (en) * 2020-09-30 2021-01-15 福建华佳彩有限公司 Novel flexible TFT array substrate structure and manufacturing method thereof
WO2023024117A1 (en) * 2021-08-27 2023-03-02 京东方科技集团股份有限公司 Thin film transistor, display panel and display device
WO2023108707A1 (en) * 2021-12-16 2023-06-22 东南大学 Organic fiber-based carbon nanotube field effect transistor array and preparation method therefor
WO2023155091A1 (en) * 2022-02-17 2023-08-24 京东方科技集团股份有限公司 Metal oxide thin film transistor, array substrate, and display device

Similar Documents

Publication Publication Date Title
CN105633170A (en) Metal oxide thin film transistor and preparation method therefor, array substrate and display apparatus
US9991135B2 (en) Method for fabricating a metal oxide thin film transistor
CN103681751B (en) Thin-film transistor array base-plate and its manufacture method
TWI542014B (en) Thin film transistor and method for producing the same, image display device having thin film transistor
CN104934481B (en) A kind of thin film transistor (TFT) and preparation method thereof
CN106128963B (en) Thin film transistor (TFT) and preparation method, array substrate and preparation method, display panel
US9391207B2 (en) Thin film transistor, array substrate and manufacturing method thereof, and display device
CN103325840A (en) Thin-film transistor and preparation method thereof
US9893173B2 (en) Method for fabricating a metallic oxide thin film transistor
CN103972110B (en) Thin-film transistor and preparation method thereof, array base palte, display unit
CN105552114A (en) Thin film transistor based on amorphous oxide semiconductor material and preparation method thereof
US20160343739A1 (en) Thin film transistor, method of manufacturing thin film transistor, array substrate and display device
CN103545221B (en) Metal oxide thin-film transistor and preparation method thereof
CN103579115B (en) Complementary thin-film transistor and preparation method thereof, array base palte, display unit
CN103346089B (en) A kind of autoregistration bilayer channel metal-oxide thin film transistor (TFT) and preparation method thereof
CN102403365A (en) Thin film transistor and method of manufacturing the same
CN104779302A (en) Thin film transistor and manufacturing method, array substrate and display device thereof
US20160380105A1 (en) Oxide thin film transistor and method for manufacturing the same, array substrate and method for manufacturing the same, and display device
CN103745954B (en) Display device, array substrate and manufacturing method of array substrate
CN105047607A (en) Fabrication method for oxide semiconductor thin film transistor (TFT) substrate and structure thereof
CN106449655A (en) Thin film transistor array substrate and manufacturing method thereof
WO2016123979A1 (en) Thin-film transistor and manufacturing method therefor, array substrate and display device
CN102629589B (en) Array substrate and manufacturing method thereof, and display apparatus
US20160181290A1 (en) Thin film transistor and fabricating method thereof, and display device
CN110233156A (en) The production method and thin film transistor base plate of thin film transistor base plate

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB03 Change of inventor or designer information
CB03 Change of inventor or designer information

Inventor after: Xu Hua

Inventor after: Xu Miao

Inventor after: Li Min

Inventor after: Li Hongmeng

Inventor after: Zou Jianhua

Inventor after: Tao Hong

Inventor after: Wang Lei

Inventor after: Peng Junbiao

Inventor before: Xu Hua

Inventor before: Xu Miao

Inventor before: Li Min

Inventor before: Li Hongmeng

Inventor before: Zou Jianhua

Inventor before: Tao Hong

Inventor before: Wang Lei

TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20170718

Address after: 510640 Tianhe District, Guangdong, No. five road, No. 381,

Applicant after: South China University of Technology

Address before: 510730 Luogang District science and technology enterprise accelerator A1, Guangzhou Kaiyuan Avenue,,

Applicant before: Guangzhou New Vision Optoelectronic Co., Ltd.

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160601