CN105556421B - 使用动态存储i/o调整大小来节约存储功率的系统和方法 - Google Patents

使用动态存储i/o调整大小来节约存储功率的系统和方法 Download PDF

Info

Publication number
CN105556421B
CN105556421B CN201480051727.0A CN201480051727A CN105556421B CN 105556421 B CN105556421 B CN 105556421B CN 201480051727 A CN201480051727 A CN 201480051727A CN 105556421 B CN105556421 B CN 105556421B
Authority
CN
China
Prior art keywords
storage
channel
width
dram
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480051727.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN105556421A (zh
Inventor
H-J·罗
D·全
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105556421A publication Critical patent/CN105556421A/zh
Application granted granted Critical
Publication of CN105556421B publication Critical patent/CN105556421B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3253—Power saving in bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1678—Details of memory controller using bus width
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Sources (AREA)
CN201480051727.0A 2013-09-20 2014-09-19 使用动态存储i/o调整大小来节约存储功率的系统和方法 Active CN105556421B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/033,233 US9430434B2 (en) 2013-09-20 2013-09-20 System and method for conserving memory power using dynamic memory I/O resizing
US14/033,233 2013-09-20
PCT/US2014/056659 WO2015042469A1 (en) 2013-09-20 2014-09-19 System and method for conserving memory power using dynamic memory i/o resizing

Publications (2)

Publication Number Publication Date
CN105556421A CN105556421A (zh) 2016-05-04
CN105556421B true CN105556421B (zh) 2018-12-25

Family

ID=51703397

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480051727.0A Active CN105556421B (zh) 2013-09-20 2014-09-19 使用动态存储i/o调整大小来节约存储功率的系统和方法

Country Status (7)

Country Link
US (1) US9430434B2 (enExample)
EP (1) EP3047352B1 (enExample)
JP (1) JP6239130B2 (enExample)
KR (1) KR101914350B1 (enExample)
CN (1) CN105556421B (enExample)
TW (1) TWI627526B (enExample)
WO (1) WO2015042469A1 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9324397B1 (en) * 2015-01-16 2016-04-26 Qualcomm Incorporated Common die for supporting different external memory types with minimal packaging complexity
WO2017058494A1 (en) 2015-10-01 2017-04-06 Rambus Inc. Memory system with cached memory module operations
US10222853B2 (en) * 2016-03-03 2019-03-05 Qualcomm Incorporated Power saving techniques for memory systems by consolidating data in data lanes of a memory bus
US10126979B2 (en) 2016-10-04 2018-11-13 Qualcomm Incorporated Bus encoding using metadata
US10152379B1 (en) * 2016-12-27 2018-12-11 EMC IP Holding Company LLP Efficient garbage collection for distributed storage with forward error correction
US10409513B2 (en) * 2017-05-08 2019-09-10 Qualcomm Incorporated Configurable low memory modes for reduced power consumption
US20180335828A1 (en) * 2017-05-19 2018-11-22 Qualcomm Incorporated Systems and methods for reducing memory power consumption via device-specific customization of ddr interface parameters
CN109032973B (zh) * 2018-07-09 2020-10-16 芯来科技(武汉)有限公司 Icb总线系统
KR102731057B1 (ko) * 2018-09-21 2024-11-15 삼성전자주식회사 메모리 장치와 통신하는 데이터 처리 장치 및 방법
US11693794B2 (en) * 2020-08-31 2023-07-04 Sandisk Technologies Llc Tunable and scalable command/address protocol for non-volatile memory
KR20230047823A (ko) 2021-10-01 2023-04-10 삼성전자주식회사 시스템 온 칩 및 어플리케이션 프로세서
US11893240B2 (en) * 2021-10-28 2024-02-06 Qualcomm Incorporated Reducing latency in pseudo channel based memory systems
CN117519451A (zh) * 2022-07-28 2024-02-06 华为技术有限公司 数据读写的方法、控制器和存储设备
KR20240157385A (ko) 2023-04-25 2024-11-01 삼성전자주식회사 메모리 장치 및 이를 포함하는 전자 장치
US20250068574A1 (en) * 2023-08-23 2025-02-27 Qualcomm Incorporated Efficiency mode in a memory system
US12566549B2 (en) * 2024-07-15 2026-03-03 Qualcomm Incorporated Memory system with processor in memory (PIM)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080313480A1 (en) * 2007-03-26 2008-12-18 Stmicroelectronics Pvt. Ltd. Architecture incorporating configurable controller for reducing on chip power leakage
US20100250981A1 (en) * 2009-03-30 2010-09-30 Lenova (Singapore) Pte. Ltd. Dynamic memory voltage scaling for power management
CN102692948A (zh) * 2012-05-21 2012-09-26 珠海市杰理科技有限公司 片上系统实现的实时时钟低功耗控制电路

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5915265A (en) 1995-12-22 1999-06-22 Intel Corporation Method and apparatus for dynamically allocating and resizing the dedicated memory in a shared memory buffer architecture system
US6330639B1 (en) 1999-06-29 2001-12-11 Intel Corporation Method and apparatus for dynamically changing the sizes of pools that control the power consumption levels of memory devices
US6727533B2 (en) * 2000-11-29 2004-04-27 Fujitsu Limited Semiconductor apparatus having a large-size bus connection
US7469311B1 (en) * 2003-05-07 2008-12-23 Nvidia Corporation Asymmetrical bus
US7188198B2 (en) 2003-09-11 2007-03-06 International Business Machines Corporation Method for implementing dynamic virtual lane buffer reconfiguration
US7694060B2 (en) 2005-06-17 2010-04-06 Intel Corporation Systems with variable link widths based on estimated activity levels
US7539809B2 (en) * 2005-08-19 2009-05-26 Dell Products L.P. System and method for dynamic adjustment of an information handling systems graphics bus
US20070101168A1 (en) 2005-10-31 2007-05-03 Lee Atkinson Method and system of controlling data transfer speed and power consumption of a bus
US20080310485A1 (en) * 2007-06-15 2008-12-18 Qualcomm Incorporated System and methods for controlling modem hardware
US7949817B1 (en) 2007-07-31 2011-05-24 Marvell International Ltd. Adaptive bus profiler
JP2010181998A (ja) * 2009-02-04 2010-08-19 Oki Data Corp データ処理装置
US8412971B2 (en) 2010-05-11 2013-04-02 Advanced Micro Devices, Inc. Method and apparatus for cache control
US8762760B2 (en) * 2010-09-14 2014-06-24 Xilinx, Inc. Method and apparatus for adaptive power control in a multi-lane communication channel
JP5630348B2 (ja) 2011-03-18 2014-11-26 株式会社リコー メモリモジュールおよびメモリシステム
US10838886B2 (en) * 2011-04-19 2020-11-17 Micron Technology, Inc. Channel depth adjustment in memory systems
WO2013009442A2 (en) 2011-07-12 2013-01-17 Rambus Inc. Dynamically changing data access bandwidth by selectively enabling and disabling data links
US9262348B2 (en) 2011-11-30 2016-02-16 Nvidia Corporation Memory bandwidth reallocation for isochronous traffic

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080313480A1 (en) * 2007-03-26 2008-12-18 Stmicroelectronics Pvt. Ltd. Architecture incorporating configurable controller for reducing on chip power leakage
US20100250981A1 (en) * 2009-03-30 2010-09-30 Lenova (Singapore) Pte. Ltd. Dynamic memory voltage scaling for power management
CN102692948A (zh) * 2012-05-21 2012-09-26 珠海市杰理科技有限公司 片上系统实现的实时时钟低功耗控制电路

Also Published As

Publication number Publication date
EP3047352B1 (en) 2017-03-15
JP2016534484A (ja) 2016-11-04
CN105556421A (zh) 2016-05-04
TWI627526B (zh) 2018-06-21
KR20160055828A (ko) 2016-05-18
EP3047352A1 (en) 2016-07-27
TW201527947A (zh) 2015-07-16
US9430434B2 (en) 2016-08-30
WO2015042469A1 (en) 2015-03-26
JP6239130B2 (ja) 2017-11-29
US20150089112A1 (en) 2015-03-26
KR101914350B1 (ko) 2018-11-01

Similar Documents

Publication Publication Date Title
CN105556421B (zh) 使用动态存储i/o调整大小来节约存储功率的系统和方法
US10140223B2 (en) System and method for odd modulus memory channel interleaving
CN102483725B (zh) 在双信道操作期间通过将地址/控制信号交错的单信道与双信道混合双重数据速率接口方案
CN104838368B (zh) 用于对具有相异存储器类型的计算设备的性能进行管理的系统和方法
TW201602866A (zh) 用於周邊介面資料傳遞的高效無失真壓縮
KR20160107216A (ko) 메모리 액세스 패턴들에 기초하여 dram 페이지 충돌들을 해결하기 위한 시스템 및 방법
US9841940B2 (en) Power reduction through clock management
TW201732496A (zh) 用於經由記憶體時延控制來提供功率效率的系統和方法
TW201729113A (zh) 使用滑動臨限值位址用於記憶體通道交錯之系統及方法
CN111045732B (zh) 数据处理方法、芯片、设备及存储介质
US9864536B2 (en) System and method for conserving power consumption in a memory system
DE102018128244A1 (de) Applikationsprozessor für niedrigleistungsbetrieb und eine elektronische einrichtung, die diesen umfasst
CN108604213A (zh) 用于个别地配置共享公共命令存取总线的动态随机存取存储器的系统和方法
TW202344956A (zh) 使用前饋壓縮比的動態時脈和電壓縮放（ｄｃｖｓ）前瞻頻寬表決
CN106874131A (zh) 广播队列调整方法、装置和终端设备
CN103685229A (zh) 节能连续数据传递
JP2015508528A (ja) パイプライン化された画像処理シーケンサ
CN113746982B (zh) 一种音频播放控制方法、装置、电子设备和可读存储介质
CN117349222A (zh) 处理器、数据处理方法及计算机设备
CN117793361A (zh) 数据编码和数据解码的方法、装置、设备
CN119583992B (zh) 转接资源配置方法、装置、计算机设备和存储介质
CN106453354A (zh) 一种基于流媒体的展览系统
US20250252974A1 (en) Electronic device and method for playing back video in reverse by same electronic device
CN120179432A (zh) 基于环形缓冲器的握手机制交互数据的芯片、方法及设备
CN121310043A (zh) 一种音频切换方法及系统、计算机设备及存储介质

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant