KR101914350B1 - 동적 메모리 i/o 리사이징을 이용하여 메모리 전력을 절약하기 위한 시스템 및 방법 - Google Patents

동적 메모리 i/o 리사이징을 이용하여 메모리 전력을 절약하기 위한 시스템 및 방법 Download PDF

Info

Publication number
KR101914350B1
KR101914350B1 KR1020167008192A KR20167008192A KR101914350B1 KR 101914350 B1 KR101914350 B1 KR 101914350B1 KR 1020167008192 A KR1020167008192 A KR 1020167008192A KR 20167008192 A KR20167008192 A KR 20167008192A KR 101914350 B1 KR101914350 B1 KR 101914350B1
Authority
KR
South Korea
Prior art keywords
memory
channel
bus
width
delete delete
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020167008192A
Other languages
English (en)
Korean (ko)
Other versions
KR20160055828A (ko
Inventor
하우-징 로
덱스터 춘
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20160055828A publication Critical patent/KR20160055828A/ko
Application granted granted Critical
Publication of KR101914350B1 publication Critical patent/KR101914350B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3253—Power saving in bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1678—Details of memory controller using bus width
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y02D10/13—
    • Y02D10/14—
    • Y02D10/151—

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Sources (AREA)
KR1020167008192A 2013-09-20 2014-09-19 동적 메모리 i/o 리사이징을 이용하여 메모리 전력을 절약하기 위한 시스템 및 방법 Active KR101914350B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/033,233 US9430434B2 (en) 2013-09-20 2013-09-20 System and method for conserving memory power using dynamic memory I/O resizing
US14/033,233 2013-09-20
PCT/US2014/056659 WO2015042469A1 (en) 2013-09-20 2014-09-19 System and method for conserving memory power using dynamic memory i/o resizing

Publications (2)

Publication Number Publication Date
KR20160055828A KR20160055828A (ko) 2016-05-18
KR101914350B1 true KR101914350B1 (ko) 2018-11-01

Family

ID=51703397

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020167008192A Active KR101914350B1 (ko) 2013-09-20 2014-09-19 동적 메모리 i/o 리사이징을 이용하여 메모리 전력을 절약하기 위한 시스템 및 방법

Country Status (7)

Country Link
US (1) US9430434B2 (enExample)
EP (1) EP3047352B1 (enExample)
JP (1) JP6239130B2 (enExample)
KR (1) KR101914350B1 (enExample)
CN (1) CN105556421B (enExample)
TW (1) TWI627526B (enExample)
WO (1) WO2015042469A1 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9324397B1 (en) * 2015-01-16 2016-04-26 Qualcomm Incorporated Common die for supporting different external memory types with minimal packaging complexity
CN116560563A (zh) 2015-10-01 2023-08-08 拉姆伯斯公司 具有高速缓存的存储器模块操作的存储器系统
US10222853B2 (en) * 2016-03-03 2019-03-05 Qualcomm Incorporated Power saving techniques for memory systems by consolidating data in data lanes of a memory bus
US10126979B2 (en) 2016-10-04 2018-11-13 Qualcomm Incorporated Bus encoding using metadata
US10152379B1 (en) * 2016-12-27 2018-12-11 EMC IP Holding Company LLP Efficient garbage collection for distributed storage with forward error correction
US10409513B2 (en) 2017-05-08 2019-09-10 Qualcomm Incorporated Configurable low memory modes for reduced power consumption
US20180335828A1 (en) * 2017-05-19 2018-11-22 Qualcomm Incorporated Systems and methods for reducing memory power consumption via device-specific customization of ddr interface parameters
CN109032973B (zh) * 2018-07-09 2020-10-16 芯来科技(武汉)有限公司 Icb总线系统
KR102731057B1 (ko) * 2018-09-21 2024-11-15 삼성전자주식회사 메모리 장치와 통신하는 데이터 처리 장치 및 방법
US11693794B2 (en) * 2020-08-31 2023-07-04 Sandisk Technologies Llc Tunable and scalable command/address protocol for non-volatile memory
KR20230047823A (ko) 2021-10-01 2023-04-10 삼성전자주식회사 시스템 온 칩 및 어플리케이션 프로세서
US11893240B2 (en) * 2021-10-28 2024-02-06 Qualcomm Incorporated Reducing latency in pseudo channel based memory systems
CN117519451A (zh) * 2022-07-28 2024-02-06 华为技术有限公司 数据读写的方法、控制器和存储设备
US20250068574A1 (en) * 2023-08-23 2025-02-27 Qualcomm Incorporated Efficiency mode in a memory system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012198685A (ja) 2011-03-18 2012-10-18 Ricoh Co Ltd メモリモジュールおよびメモリシステム
WO2012145432A2 (en) * 2011-04-19 2012-10-26 Micron Technology, Inc. Channel depth adjustment in memory systems
WO2013009442A2 (en) 2011-07-12 2013-01-17 Rambus Inc. Dynamically changing data access bandwidth by selectively enabling and disabling data links

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5915265A (en) 1995-12-22 1999-06-22 Intel Corporation Method and apparatus for dynamically allocating and resizing the dedicated memory in a shared memory buffer architecture system
US6330639B1 (en) 1999-06-29 2001-12-11 Intel Corporation Method and apparatus for dynamically changing the sizes of pools that control the power consumption levels of memory devices
US6727533B2 (en) * 2000-11-29 2004-04-27 Fujitsu Limited Semiconductor apparatus having a large-size bus connection
US7469311B1 (en) * 2003-05-07 2008-12-23 Nvidia Corporation Asymmetrical bus
US7188198B2 (en) 2003-09-11 2007-03-06 International Business Machines Corporation Method for implementing dynamic virtual lane buffer reconfiguration
US7694060B2 (en) 2005-06-17 2010-04-06 Intel Corporation Systems with variable link widths based on estimated activity levels
US7539809B2 (en) * 2005-08-19 2009-05-26 Dell Products L.P. System and method for dynamic adjustment of an information handling systems graphics bus
US20070101168A1 (en) 2005-10-31 2007-05-03 Lee Atkinson Method and system of controlling data transfer speed and power consumption of a bus
US7953994B2 (en) * 2007-03-26 2011-05-31 Stmicroelectronics Pvt. Ltd. Architecture incorporating configurable controller for reducing on chip power leakage
US20080310485A1 (en) * 2007-06-15 2008-12-18 Qualcomm Incorporated System and methods for controlling modem hardware
US7949817B1 (en) 2007-07-31 2011-05-24 Marvell International Ltd. Adaptive bus profiler
JP2010181998A (ja) * 2009-02-04 2010-08-19 Oki Data Corp データ処理装置
US9798370B2 (en) * 2009-03-30 2017-10-24 Lenovo (Singapore) Pte. Ltd. Dynamic memory voltage scaling for power management
US8412971B2 (en) 2010-05-11 2013-04-02 Advanced Micro Devices, Inc. Method and apparatus for cache control
US8762760B2 (en) * 2010-09-14 2014-06-24 Xilinx, Inc. Method and apparatus for adaptive power control in a multi-lane communication channel
US9262348B2 (en) 2011-11-30 2016-02-16 Nvidia Corporation Memory bandwidth reallocation for isochronous traffic
CN102692948B (zh) * 2012-05-21 2015-09-09 珠海市杰理科技有限公司 片上系统实现的实时时钟低功耗控制电路

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012198685A (ja) 2011-03-18 2012-10-18 Ricoh Co Ltd メモリモジュールおよびメモリシステム
WO2012145432A2 (en) * 2011-04-19 2012-10-26 Micron Technology, Inc. Channel depth adjustment in memory systems
WO2013009442A2 (en) 2011-07-12 2013-01-17 Rambus Inc. Dynamically changing data access bandwidth by selectively enabling and disabling data links

Also Published As

Publication number Publication date
US20150089112A1 (en) 2015-03-26
WO2015042469A1 (en) 2015-03-26
KR20160055828A (ko) 2016-05-18
TW201527947A (zh) 2015-07-16
JP6239130B2 (ja) 2017-11-29
EP3047352B1 (en) 2017-03-15
CN105556421B (zh) 2018-12-25
US9430434B2 (en) 2016-08-30
JP2016534484A (ja) 2016-11-04
TWI627526B (zh) 2018-06-21
CN105556421A (zh) 2016-05-04
EP3047352A1 (en) 2016-07-27

Similar Documents

Publication Publication Date Title
KR101914350B1 (ko) 동적 메모리 i/o 리사이징을 이용하여 메모리 전력을 절약하기 위한 시스템 및 방법
US9110795B2 (en) System and method for dynamically allocating memory in a memory subsystem having asymmetric memory components
EP3475831B1 (en) System and method for odd modulus memory channel interleaving
US8959298B2 (en) System and method for managing performance of a computing device having dissimilar memory types
JP6363191B2 (ja) データマスキングを介してメモリｉ／ｏ電力を低減するためのシステムおよび方法
EP3092648A1 (en) System and method for resolving dram page conflicts based on memory access patterns
TW201717026A (zh) 用於逐頁記憶體通道交錯之系統及方法
US9747038B2 (en) Systems and methods for a hybrid parallel-serial memory access
TW201729113A (zh) 使用滑動臨限值位址用於記憶體通道交錯之系統及方法
EP3427153B1 (en) Multi-rank collision reduction in a hybrid parallel-serial memory system
EP3417379B1 (en) Systems and methods for individually configuring dynamic random access memories sharing a common command access bus

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20160328

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
A302 Request for accelerated examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20170426

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20170426

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20170822

Patent event code: PE09021S01D

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20180131

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20180730

PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20181026

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20181026

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20210929

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20220921

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20230921

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee