CN105470129B - A method of eliminating oxygen Thermal donor influences minority diffusion length - Google Patents

A method of eliminating oxygen Thermal donor influences minority diffusion length Download PDF

Info

Publication number
CN105470129B
CN105470129B CN201510863269.7A CN201510863269A CN105470129B CN 105470129 B CN105470129 B CN 105470129B CN 201510863269 A CN201510863269 A CN 201510863269A CN 105470129 B CN105470129 B CN 105470129B
Authority
CN
China
Prior art keywords
thermal donor
boat
temperature
diffusion length
oxygen thermal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510863269.7A
Other languages
Chinese (zh)
Other versions
CN105470129A (en
Inventor
周文飞
刘耀琴
王建勋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Naura Microelectronics Equipment Co Ltd
Original Assignee
Beijing North Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing North Microelectronics Co Ltd filed Critical Beijing North Microelectronics Co Ltd
Priority to CN201510863269.7A priority Critical patent/CN105470129B/en
Publication of CN105470129A publication Critical patent/CN105470129A/en
Application granted granted Critical
Publication of CN105470129B publication Critical patent/CN105470129B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

The invention discloses a kind of methods that elimination oxygen Thermal donor influences minority diffusion length, by the way that the boat temperature that goes out of cassette is increased to the generation temperature of oxygen Thermal donor or more, and by being quickly cooled down the temperature range for making silicon chip be generated quickly through oxygen Thermal donor during going out boat, the generation for avoiding oxygen Thermal donor, to improve the confidence level of monocrystalline silicon sheet surface photovoltage body of laws iron test result after high annealing.The method of the present invention need not change hardware condition, and feasibility is strong, and repeatability is high.

Description

A method of eliminating oxygen Thermal donor influences minority diffusion length
Technical field
The present invention relates to field of semiconductor manufacture, and oxygen Thermal donor can be eliminated to few sub (electronics) more particularly, to one kind The method of the influence of diffusion length.
Background technology
With IC industrial expansions, increasingly higher demands are proposed to the quality of Si materials, minority carrier in Si monocrystalline Son (few son) diffusion length and minority carrier life time are the important physical parameters of a characterization material property being concerned.Few son is influenced to expand One of the principal element for dissipating length and minority carrier life time is metal contamination.Because metal impurities can be by thermal process from the table of silicon chip Face diffuses into inside, becomes gap iron atom, is very effective complex centre, can greatly promote the compound of carrier, reduces Silicon chip minority carrier life, and then influence the Performance And Reliability of device.In P-type silicon, gap iron atom at normal temperatures, by one section The wriggling of time can form iron boron compound (FeB) with boron atom.But iron boron compound holds very much under illumination condition It easily decomposes and is transformed into gap iron atom.The electron capture coefficient of FeB compounds is only the 1/12 of gap iron atom, i.e. trapped electron Ability it is relatively low.
The major parameter for weighing silicon chip metal contamination degree has surface metal concentration and body concentration of iron.Currently, high-precision is surveyed The main method for trying wafer bulk concentration of iron is surface photovoltage (SPV) method, it be it is a kind of it is nondestructive, can comprehensive scanning survey The advanced measurement method of Si polished silicon wafer minority carrierdiffusion lengths.Its test philosophy is that the laser first with different wave length shines Radiosilicon piece measures FeB to few sub (electronics) diffusion length before decomposition;Then white light silicon chip certain time is used, iron boron pair is made It decomposes and generates iron ion and boron ion;FeB is finally measured to few son (electricity after decomposition with the laser irradiation silicon chip of different wave length again Son) diffusion length.Iron boron in silicon chip can be calculated to the diffusion length for decomposing few sub (electronics) in forward and backward silicon chip using FeB To quantity, and then extrapolate the content of unit volume inner body iron in silicon chip, calculation formula is as follows:
NFe(atoms/cm3)=1.05 × 1016(1/L2 after-1/L2 before)
Wherein, LafterThe diffusion length of few son, L after being shone for white lightbeforeIt is diffusion length of the white light according to preceding son less.
Can be seen that SPV methods from above-mentioned calculation formula is the body concentration of iron in indirectly testing silicon chip, so, it is every can The factor for influencing few sub (electronics) diffusion length, can all influence the calculated value of body concentration of iron to the end.It should be pointed out that due to Laser light incident depth is limited, it can only measure the body concentration of iron of near-surface region.
Oxygen is the impurity of most important unintentional incorporation in pulling of silicon single crystal, and concentration is generally 1017~1018cm-3, usually In hypersaturated state.Oxygen impurities are to be introduced in growth course due to melting the effect of Si and silica crucible, and equation is such as Under:
Si+SiO2=2SiO
Part SiO volatilizees from bath surface, and part SiO is then decomposed in molten silicon, and equation is as follows:
SiO=Si+O
The oxygen of decomposition enters in silicon melt, and crystal is entered during subsequent crystallisation by cooling, occupies the gap of lattice Position, among the silicon-silicon bond along<111>Deviate axial position.Interstitial oxygen concentration itself is electroneutral impurity, and it is dense that let it be to the greatest extent Degree is 1018The order of magnitude will not influence the electric property of silicon.But oxygen impurities can but cause in subsequent heat treatment process The electroactive base such as Thermal donor (it is 350~600 DEG C to generate temperature range) and new promoted university (it is 650~800 DEG C to generate temperature range) Group generates, and to change the electric property of silicon single crystal significantly, or even p-type silicon can be transformed into n-type silicon, will greatly influenced then Device fabrication.Oxygen impurities can form oxygen precipitation at 650 DEG C or so, these oxygen precipitations may be used also at 950~1000 DEG C To grow up, or even form fault.Although oxygen precipitation is typically electrically inactive, it can be miscellaneous with some metals with induced defects Matter together, forms complex centre.
The main purpose of wafer high temperature thermal annealing is to eliminate the crystal grown-in defects (COP) on the nearly surface layer of silicon chip, makes monocrystalline silicon Piece surfacing.Meanwhile annealing process can make the high concentration interstitial oxygen concentration on pulling of silicon single crystal piece surface layer carry out external diffusion, make nearly table Layer forms the very low region of an oxygen content.In the temperature-fall period that annealing finishes, since nearly surface layer oxygen content is relatively low, it is unfavorable for It the forming core of oxygen precipitation and grows up.Furthermore the segregation and the close phase of oxygen precipitation of the generation due to new promoted university and silicon intermediate gap oxygen atom It closes, so silicon chip will not generate new promoted university substantially in temperature-fall period.
It is logical due to going out boat temperature but since the anneal act of oxygen Thermal donor is reversible, and during boat drops in cooling 600 degree of temperature below are often used, thus just has a large amount of oxygen Thermal donor before going out boat and generates.This will be seriously affected subsequently Few sub (electronics) diffusion length when SPV is tested, to obtain true body iron when application surface photovoltage method is tested Concentration.
Invention content
It is an object of the invention to overcome drawbacks described above of the existing technology, a kind of elimination oxygen Thermal donor is provided to few son The method that diffusion length influences can avoid out the cooling before boat and drop the generation of oxygen Thermal donor during boat, eliminates oxygen Thermal donor Influence to few sub (electronics) diffusion length, to obtain true body concentration of iron when application surface photovoltage method is tested.
To achieve the above object, technical scheme is as follows:
A method of eliminating oxygen Thermal donor influences minority diffusion length, including:By silicon chip be sent into process duct in into When the processing of row high-temperature thermal annealing, first passes through heating and carry out main technique, then, temperature in process duct is down to the generation of oxygen Thermal donor It more than temperature is used as out boat temperature to carry out out boat and drop boat, and silicon chip is persistently quickly cooled down during dropping boat, make silicon The temperature range that piece generates during going out boat quickly through oxygen Thermal donor, oxygen is generated to avoid silicon chip again in cooling procedure Thermal donor;And then the body concentration of iron using SPV method test silicon wafers.
Preferably, go out boat temperature and be not less than 600 degree.
Preferably, go out boat temperature and be not less than 610 degree.
Preferably, it is 610~700 degree to go out boat temperature.
Preferably, when carrying out high-temperature thermal annealing processing, protective gas is passed through into process duct.
Preferably, the protective gas includes that nitrogen, hydrogen, inert gas are at least one of.
Preferably, the shield gas flow rate is 5~40SLM.
Preferably, during dropping boat, it is passed through nitrogen using circulating fan, silicon chip is persistently quickly cooled down.
Preferably, drop boat rate is 100~300mm/min.
Preferably, during dropping boat, silicon chip is quickly cooled to 350 degree or less.
It can be seen from the above technical proposal that the present invention is by by the generation for going out boat temperature and being increased to oxygen Thermal donor of cassette It more than temperature, and by being quickly cooled down the temperature range for making silicon chip be generated quickly through oxygen Thermal donor during going out boat, avoids The generation of oxygen Thermal donor, to improve the credible of monocrystalline silicon sheet surface photovoltage body of laws iron test result after high annealing Degree.The method of the present invention need not change hardware condition, and feasibility is strong, and repeatability is high.
Description of the drawings
Fig. 1 is the method flow that a kind of elimination oxygen Thermal donor of a preferred embodiment of the present invention influences minority diffusion length Figure.
Specific implementation mode
Below in conjunction with the accompanying drawings, the specific implementation mode of the present invention is described in further detail.
In specific implementation mode of the invention below, referring to Fig. 1, Fig. 1 is one kind of a preferred embodiment of the present invention Eliminate the method flow diagram that oxygen Thermal donor influences minority diffusion length.As shown in Figure 1, a kind of elimination oxygen Thermal donor of the present invention The method that minority diffusion length is influenced, it may include following steps:
As shown in frame 01, the first step:In silicon chip transmission system, silicon chip is placed in cassette using manipulator, and leads to It crosses bearing system cassette is sent into process duct, to carry out high-temperature thermal annealing processing.
The cassette can be used SiC or quartz material, and other materials suitable for high-temperature technology cassette.
As shown in frame 02, second step:It is passed through protective gas, and the temperature in process duct is risen into reaction and requires temperature, into The main technique of row.
The protective gas may include at least one of in nitrogen, hydrogen, inert gas, such as can be passed through high-purity argon The mixed gas of gas or argon gas and hydrogen;The flow that is passed through of the protective gas can be 5~40SLM.It can be by the temperature in process duct It can be 30~60 minutes that degree, which rises to reaction from 600~650 DEG C and requires 1100~1250 DEG C of temperature, reaction time,.
As shown in frame 03, third step:Temperature in process duct is reduced to the generation temperature of oxygen Thermal donor or more to be used as out Boat temperature, and carry out out boat and drop boat.
In protective gas atmosphere, the temperature in process duct can be reduced to and be used as boat temperature not less than 600 degree, and is steady Determine certain time.It can prevent silicon chip in dropping to the temperature stabilization process before can going out in boat temperature course and going out boat in this way, silicon The generation again of oxygen Thermal donor in piece.
The temperature-fall period of existing high annealing typically from the high temperature at a temperature of reaction requirement is slowly decreased to that boat temperature can be gone out Degree, and stablize 10min or so boat temperature spot can be gone out, then boat drops.It is to use 600 degree of temperature below that it, which can go out boat temperature, because This, a large amount of oxygen Thermal donor (it is 350~600 DEG C to generate temperature range) is just had before going out boat and is generated.
Based on this, the present invention has carried out specific aim improvement, and the temperature for going out boat is increased to 600 degree or more, thus can be with It is effectively prevented from the generation again of oxygen Thermal donor.
As a preferred embodiment, can be not less than by going out boat temperature by 610 degree;It is possible to further which boat temperature control will be gone out System is between 610~700 degree.
As shown in frame 04, the 4th step:During dropping boat, silicon chip is persistently quickly cooled down.
Under silicon chip transmission system, cassette can be removed into process duct with appropriate speed by motor;Meanwhile it is micro- to open equipment The silicon chip cooling device of environment, such as circulating fan, and it is passed through nitrogen, make silicon chip under the action of flowing gas, quickly takes away When dropping boat and silicon chip and cassette are taken out of out of boiler tube after drop boat heat, accelerates the cooling rate of silicon chip, can also realize and keep away Exempt from the generation again of oxygen Thermal donor.
As an optional embodiment, drop boat rate can be 100~300mm/min, preferably 200mm/min, and incite somebody to action Silicon chip is quickly cooled to 350 degree hereinafter, making the temperature range that silicon chip generates during going out boat quickly through oxygen Thermal donor.
Finally, as shown in frame 05, the 5th step:After being fully cooled, silicon chip is taken out from cassette by manipulator, it is then sharp With the body concentration of iron of SPV method test silicon wafers, you can obtain true body concentration of iron.
In conclusion the present invention is by the boat temperature that goes out of cassette by being increased to the generation temperature of oxygen Thermal donor or more, and lead to The temperature range for being quickly cooled down and silicon chip being made to be generated quickly through oxygen Thermal donor during going out boat is crossed, the production of oxygen Thermal donor is avoided It is raw, to improve the confidence level of monocrystalline silicon sheet surface photovoltage body of laws iron test result after high annealing.The method of the present invention Hardware condition need not be changed, feasibility is strong, and repeatability is high.
Above-described to be merely a preferred embodiment of the present invention, the embodiment is not to be protected to limit the patent of the present invention Range, therefore equivalent structure variation made by every specification and accompanying drawing content with the present invention are protected, similarly should be included in In protection scope of the present invention.

Claims (10)

1. a kind of method eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that including:Silicon chip is being sent into work When carrying out high-temperature thermal annealing processing in skill pipe, first passes through heating and carry out main technique, then, temperature in process duct is down to oxygen heat and is applied It more than main generation temperature is used as out boat temperature to carry out out boat and drop boat, and fast quickly cooling is persistently carried out to silicon chip during dropping boat But, the temperature range for making silicon chip be generated quickly through oxygen Thermal donor during going out boat, in cooling procedure again to avoid silicon chip Secondary generation oxygen Thermal donor;And then the body concentration of iron using SPV method test silicon wafers.
2. the method according to claim 1 eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that go out boat Temperature is not less than 600 degree.
3. the method according to claim 2 eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that go out boat Temperature is not less than 610 degree.
4. the method according to claim 3 eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that go out boat Temperature is 610~700 degree.
5. the method according to claim 1 eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that carry out When high-temperature thermal annealing processing, protective gas is passed through into process duct.
6. the method according to claim 5 eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that described Protective gas includes that nitrogen, hydrogen, inert gas are at least one of.
7. the method according to claim 5 or 6 eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that The shield gas flow rate is 5~40SLM.
8. the method according to claim 1 eliminated oxygen Thermal donor and influenced on minority diffusion length, which is characterized in that dropping During boat, it is passed through nitrogen using circulating fan, silicon chip is persistently quickly cooled down.
9. the method that the elimination oxygen Thermal donor according to claim 1 or 8 influences minority diffusion length, which is characterized in that Drop boat rate is 100~300mm/min.
10. the method that the elimination oxygen Thermal donor according to claim 1 or 8 influences minority diffusion length, which is characterized in that Silicon chip is quickly cooled to 350 degree or less.
CN201510863269.7A 2015-12-01 2015-12-01 A method of eliminating oxygen Thermal donor influences minority diffusion length Active CN105470129B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510863269.7A CN105470129B (en) 2015-12-01 2015-12-01 A method of eliminating oxygen Thermal donor influences minority diffusion length

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510863269.7A CN105470129B (en) 2015-12-01 2015-12-01 A method of eliminating oxygen Thermal donor influences minority diffusion length

Publications (2)

Publication Number Publication Date
CN105470129A CN105470129A (en) 2016-04-06
CN105470129B true CN105470129B (en) 2018-10-16

Family

ID=55607708

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510863269.7A Active CN105470129B (en) 2015-12-01 2015-12-01 A method of eliminating oxygen Thermal donor influences minority diffusion length

Country Status (1)

Country Link
CN (1) CN105470129B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113721076A (en) * 2021-08-09 2021-11-30 上海新昇半导体科技有限公司 Method for measuring resistivity of silicon wafer
CN115369486B (en) * 2022-10-26 2023-04-11 新美光(苏州)半导体科技有限公司 Method for solving problem of false height of resistance and inversion of conductivity type of abnormal silicon rod

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1319253A (en) * 1998-09-02 2001-10-24 Memc电子材料有限公司 Non-oxygen precipitating czochralski silicon wafers
JP2004207601A (en) * 2002-12-26 2004-07-22 Sumitomo Mitsubishi Silicon Corp Method for heat treatment of silicon wafer
CN1697130A (en) * 2004-05-10 2005-11-16 希特隆股份有限公司 Silicon wafer and method for manufacturing the same
CN1769549A (en) * 2004-11-05 2006-05-10 北京有色金属研究总院 Monocrystalline silicon buffing sheet heat treatment process
CN1796621A (en) * 2001-06-28 2006-07-05 三星电子株式会社 Rapid thermal annealing for silicon wafers and silicon wafers fabricated thereby
CN1838388A (en) * 2005-03-21 2006-09-27 北京有色金属研究总院 Rapid thermal process for silicon sheet capable of obtaining denuded zone and product thereof
JP2008227060A (en) * 2007-03-12 2008-09-25 Covalent Materials Corp Method of manufacturing annealed wafer
CN102995125A (en) * 2012-10-12 2013-03-27 孙新利 Heat treatment process of semiconductor silicon wafer
CN103820862A (en) * 2012-11-16 2014-05-28 有研半导体材料股份有限公司 Method for preparing high-temperature annealing silicon wafer

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005223293A (en) * 2004-02-09 2005-08-18 Sumitomo Mitsubishi Silicon Corp Annealing method of silicon wafer, and the silicon wafer

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1319253A (en) * 1998-09-02 2001-10-24 Memc电子材料有限公司 Non-oxygen precipitating czochralski silicon wafers
CN1796621A (en) * 2001-06-28 2006-07-05 三星电子株式会社 Rapid thermal annealing for silicon wafers and silicon wafers fabricated thereby
JP2004207601A (en) * 2002-12-26 2004-07-22 Sumitomo Mitsubishi Silicon Corp Method for heat treatment of silicon wafer
CN1697130A (en) * 2004-05-10 2005-11-16 希特隆股份有限公司 Silicon wafer and method for manufacturing the same
CN1769549A (en) * 2004-11-05 2006-05-10 北京有色金属研究总院 Monocrystalline silicon buffing sheet heat treatment process
CN1838388A (en) * 2005-03-21 2006-09-27 北京有色金属研究总院 Rapid thermal process for silicon sheet capable of obtaining denuded zone and product thereof
JP2008227060A (en) * 2007-03-12 2008-09-25 Covalent Materials Corp Method of manufacturing annealed wafer
CN102995125A (en) * 2012-10-12 2013-03-27 孙新利 Heat treatment process of semiconductor silicon wafer
CN103820862A (en) * 2012-11-16 2014-05-28 有研半导体材料股份有限公司 Method for preparing high-temperature annealing silicon wafer

Also Published As

Publication number Publication date
CN105470129A (en) 2016-04-06

Similar Documents

Publication Publication Date Title
US7344689B2 (en) Silicon wafer for IGBT and method for producing same
US8920560B2 (en) Method for manufacturing epitaxial wafer
CN103578976B (en) Semiconductor wafer composed of monocrystalline silicon and manufacture method thereof
JP5072460B2 (en) Silicon wafer for semiconductor and manufacturing method thereof
US20070169688A1 (en) Method for manufacturing silicon wafer
CN102148155B (en) Silicon wafer and production method therefor
US7311888B2 (en) Annealed wafer and method for manufacturing the same
US9303332B2 (en) Silicon single crystal substrate and method of manufacturing the same
CN105900219A (en) Silicon wafer and method for producing same
CN103392223B (en) The manufacture method of silicon substrate and silicon substrate
US20240263341A1 (en) Equipment for Manufacturing Nitrogen-Doped Monocrystalline Silicon and Method for Manufacturing the Same
KR20120084257A (en) Method for inspecting and manufacturing silicon single crystal
CN105470129B (en) A method of eliminating oxygen Thermal donor influences minority diffusion length
JP5278324B2 (en) Manufacturing method of silicon single crystal wafer for IGBT
KR102391127B1 (en) Semiconductor wafer made of single crystal silicon and process for producing same
JP5678211B2 (en) Annealed wafer manufacturing method
CN101165224A (en) Germanium doping silicon wafer with internal purity absorbing function and preparation method thereof
JP2004087591A (en) Method for measuring point defect distribution of silicon monocrystal ingot
Looney et al. Tabula Rasa: Oxygen precipitate dissolution though rapid high temperature processing in silicon
JP3731553B2 (en) Evaluation method of nitrogen concentration in silicon wafer
JP5805843B2 (en) Silicon single crystal substrate and manufacturing method thereof
JP2010155748A (en) Method of producing annealed wafer
JP2017157812A (en) Method of heat treatment of wafer
CHEN et al. Influence of rapid thermal process on intrinsic gettering in fast neutron irradiated Czochralski silicon
JP2006005017A (en) Method for evaluating annealing wafer and method for assuring quality

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 100015 No. 1 East Jiuxianqiao Road, Beijing, Chaoyang District

Applicant after: North China Science and technology group Limited by Share Ltd.

Address before: 100016 Jiuxianqiao East Road, Beijing, No. 1, No.

Applicant before: BEIJING SEVENSTAR ELECTRONIC Co.,Ltd.

CB02 Change of applicant information
TA01 Transfer of patent application right

Effective date of registration: 20180207

Address after: 100176 No. 8, Wenchang Avenue, Beijing economic and Technological Development Zone

Applicant after: BEIJING NAURA MICROELECTRONICS EQUIPMENT Co.,Ltd.

Address before: 100015 No. 1 East Jiuxianqiao Road, Beijing, Chaoyang District

Applicant before: North China Science and technology group Limited by Share Ltd.

TA01 Transfer of patent application right
GR01 Patent grant
GR01 Patent grant