CN105069227A - Method for building function verification platform based on WISHBONE bus design - Google Patents

Method for building function verification platform based on WISHBONE bus design Download PDF

Info

Publication number
CN105069227A
CN105069227A CN201510482827.5A CN201510482827A CN105069227A CN 105069227 A CN105069227 A CN 105069227A CN 201510482827 A CN201510482827 A CN 201510482827A CN 105069227 A CN105069227 A CN 105069227A
Authority
CN
China
Prior art keywords
verification platform
wishbone bus
design
script
ram module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510482827.5A
Other languages
Chinese (zh)
Inventor
赵鑫鑫
姜凯
李朋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Group Co Ltd
Original Assignee
Inspur Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Group Co Ltd filed Critical Inspur Group Co Ltd
Priority to CN201510482827.5A priority Critical patent/CN105069227A/en
Publication of CN105069227A publication Critical patent/CN105069227A/en
Pending legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

The invention relates to the technical field of integrated circuit design verification, in particular to a method for verifying an internal register and an RAM module based on Wishbone bus design and a verification platform design, and particularly relates to a method for building a function verification platform based on Wishbone bus design. Firstly, establishing a register information document according to parameters of an internal register and an ram module to be tested and designed; then, designing an automatic script, generating a test vector by using the automatic script according to the register information document, and if the relevant register has a special data processing process, correspondingly adjusting in the test vector; then, designing an output information control script of the verification platform and an operation script of the verification platform; and finally, debugging the running test vector to finish the verification process. The verification platform established by the method can complete the test of the register and the ram module in the Wishbone bus-based design, has the characteristics of short development period, strong universality and high automation degree, and can greatly improve the chip verification efficiency.

Description

A kind of building method of the functional verification platform based on WISHBONE bus design
Technical field
Patent of the present invention relates to verifying design of integrated circuit technical field, especially relate to based on the internal register of Wishbone bus design and the verification method of RAM module and Design for Verification Platform, specifically relate to a kind of building method of the functional verification platform based on WISHBONE bus design.
Background technology
At present, ic manufacturing technology is progress rapidly, and the demand of market to high integration product constantly increases simultaneously, causes the complexity of integrated circuit exponentially to increase.Along with the increase of IC complexity, validation difficulty increases with higher speed.Therefore, improve the fulfillment capability of checking work, become the Focal point and difficult point of large scale integrated circuit exploitation.
On the other hand, because the advantage such as open, easy-to-use of Wishbone bus, design based on Wishbone bus is very many, and is that each design based on Wishbone bus needs exploitation verification platform to be used for carrying out emulation testing to the register and ram module that design inside.
At present, for the verification platform of integrated circuit, there is checking flow process complicated, implement inconvenience, proof procedure is stable not, the weak point that verification efficiency is low more.
Summary of the invention
In order to solve the problem of prior art, the invention provides a kind of building method of the functional verification platform based on WISHBONE bus design, it uses automatized script to control document automation according to internal register and RAM module information document, chip initiation and completes test vector generation and operation, the method is implemented convenient, flow process is simple, efficient stable, significantly can shorten to the construction cycle that functional verification platform is built in the different designs based on Wishbone bus, improve functional verification efficiency.
The technical solution adopted in the present invention is as follows:
Based on a building method for the functional verification platform of WISHBONE bus design, comprising:
Control document for the internal register of current tested design and RAM module information document and chip initiation, use multiple automatized script to complete generation, the operation and control of validation test vector;
Wherein, described internal register and RAM module information document complete according to the design based on Wishbone bus and write; Described chip initiation control document completes according to the initial work flow process of the design based on Wishbone bus to be write; Described each automatized script comprises test vector generation script, output information controls script and Run Script.
Internal register and RAM module conduct interviews by using Wishbone bus.
Information document comprises address, data width, the degree of depth, reading/writing characteristics, the read write command delay of internal register and RAM module and reads and writes associated order information.
Automatized script uses perl or tcl or c-shell scripting language.
Test vector generation script is by reading internal register and the RAM module information document structure tree specific test vector for each register and RAM module.
Output information controls script by reserved control port, and the convenient classification carrying out output information in test process according to actual needs controls.
Run Script controls document according to chip initiation and automatically generates the initial environment configuration order for the design based on Wishbone bus and perform, and performs test vector afterwards, completes test process and generate test report.
The beneficial effect that technical scheme provided by the invention is brought is:
By using automatized script, realizing robotization and completing building of verification platform and operation work; By the order of measured Wishbone bus protocol design verification platform test, realize the general readwrite tests to each design based on Wishbone bus; The correct test for particular memory module is realized by use internal register and ram module information document; The configuration of document realization to the initial authentication environment of different designs is controlled by using chip initiation.The method is implemented convenient, and flow process is simple, and efficient stable, significantly can shorten to the construction cycle that functional verification platform is built in the different designs based on Wishbone bus, improves functional verification efficiency.
Accompanying drawing explanation
In order to be illustrated more clearly in the technical scheme in the embodiment of the present invention, below the accompanying drawing used required in describing embodiment is briefly described, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 is the method flow diagram of the building method of a kind of functional verification platform based on WISHBONE bus design of the present invention.
Embodiment
For making the object, technical solutions and advantages of the present invention clearly, below in conjunction with accompanying drawing, embodiment of the present invention is described further in detail.
Embodiment one
As shown in Figure 1, the verification platform of the present embodiment is built flow process and is comprised the following steps:
A, basis, based on the initial work process of the design of Wishbone bus, comprise the stable clock signal time, the reset signal enable time, the timely sequence of inner each Special controlling signal list, and design chips initialization controls document;
B, basis are based on the design internal register of Wishbone bus and address, data width, the degree of depth, reading/writing characteristics, the read write command delay of ARM module and read and write associated order information, write information document;
C, write automatized script, comprise test vector generation script, output information controls script and Run Script, needs the read write command template base of writing protocol compliant timing requirements according to Wishbone agreement simultaneously;
Above-mentioned automatized script and command module storehouse be all can carry out in the design of difference based on Wishbone bus multiplexing.
D, use test vector generation script, for based on the design internal register of Wishbone bus and the information document of RAM module, generate the selected register that will test or the test vector of RAM module;
E, the control port using output information control script reserved, arrange the information category that current test needs to output to log file;
F, the initialization command sequence using Run Script corresponding according to the chip initiation control document structure tree of design, perform, testing results vector, generates test report, completes this test process afterwards.
The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, within the spirit and principles in the present invention all, any amendment done, equivalent replacement, improvement etc., all should be included within protection scope of the present invention.

Claims (7)

1., based on a building method for the functional verification platform of WISHBONE bus design, comprising:
Control document for the internal register of current tested design and RAM module information document and chip initiation, use multiple automatized script to complete generation, the operation and control of validation test vector;
Wherein, described internal register and RAM module information document complete according to the design based on Wishbone bus and write; Described chip initiation control document completes according to the initial work flow process of the design based on Wishbone bus to be write; Described each automatized script comprises test vector generation script, output information controls script and Run Script.
2. the building method of a kind of functional verification platform based on WISHBONE bus design according to claim 1, is characterized in that, described internal register and RAM module conduct interviews by using Wishbone bus.
3. the building method of a kind of functional verification platform based on WISHBONE bus design according to claim 1, it is characterized in that, described information document comprises address, data width, the degree of depth, reading/writing characteristics, the read write command delay of internal register and RAM module and reads and writes associated order information.
4. the building method of a kind of functional verification platform based on WISHBONE bus design according to claim 1, is characterized in that, described automatized script uses perl or tcl or c-shell scripting language.
5. the building method of a kind of functional verification platform based on WISHBONE bus design according to claim 1, it is characterized in that, described test vector generation script is by reading internal register and the RAM module information document structure tree specific test vector for each register and RAM module.
6. the building method of a kind of functional verification platform based on WISHBONE bus design according to claim 1, it is characterized in that, described output information controls script by reserved control port, and the convenient classification carrying out output information in test process according to actual needs controls.
7. the building method of a kind of functional verification platform based on WISHBONE bus design according to claim 1, it is characterized in that, described Run Script controls document according to chip initiation and automatically generates the initial environment configuration order for the design based on Wishbone bus and perform, perform test vector afterwards, complete test process and generate test report.
CN201510482827.5A 2015-08-03 2015-08-03 Method for building function verification platform based on WISHBONE bus design Pending CN105069227A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510482827.5A CN105069227A (en) 2015-08-03 2015-08-03 Method for building function verification platform based on WISHBONE bus design

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510482827.5A CN105069227A (en) 2015-08-03 2015-08-03 Method for building function verification platform based on WISHBONE bus design

Publications (1)

Publication Number Publication Date
CN105069227A true CN105069227A (en) 2015-11-18

Family

ID=54498593

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510482827.5A Pending CN105069227A (en) 2015-08-03 2015-08-03 Method for building function verification platform based on WISHBONE bus design

Country Status (1)

Country Link
CN (1) CN105069227A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105302633A (en) * 2015-11-20 2016-02-03 浪潮集团有限公司 Method for building general platform for generating multi-access mode RAM model
CN105354121A (en) * 2015-11-20 2016-02-24 浪潮集团有限公司 Method for establishing verification platform for verifying multiple read-write mode storage modules
CN105956219A (en) * 2016-04-18 2016-09-21 浪潮集团有限公司 Functional verification method for neural network based design
CN106845004A (en) * 2017-02-15 2017-06-13 济南浪潮高新科技投资发展有限公司 It is a kind of that system and method is built based on script for functional verification platform
CN107168843A (en) * 2017-06-09 2017-09-15 济南浪潮高新科技投资发展有限公司 A kind of building method of the functional verification platform based on AXI buses
CN107766195A (en) * 2017-10-23 2018-03-06 济南浪潮高新科技投资发展有限公司 It is a kind of to be used for the functional verification platform building method based on OPB bus designs
CN107943644A (en) * 2017-11-22 2018-04-20 济南浪潮高新科技投资发展有限公司 A kind of building method of functional verification platform for the design based on LOCAL BUS buses
CN109446677A (en) * 2018-11-02 2019-03-08 南京贝伦思网络科技股份有限公司 General-purpose platform and its building method based on network chip
TWI819764B (en) * 2022-08-25 2023-10-21 大陸商北京歐錸德微電子技術有限公司 Project management tracking visualization method and integrated circuit design verification system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060156268A1 (en) * 2005-01-13 2006-07-13 Wen Kuei-Ann Circuit design platform
CN103218337A (en) * 2013-03-13 2013-07-24 北京安拓思科技有限责任公司 SoC (System on Chip) and method for realizing communication between master modules and between slave modules based on wishbone bus
CN104569791A (en) * 2015-01-30 2015-04-29 上海华岭集成电路技术股份有限公司 Nondestructive testing structure for IP (intelligent property) hard cores and method for implementing nondestructive testing structure

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060156268A1 (en) * 2005-01-13 2006-07-13 Wen Kuei-Ann Circuit design platform
CN103218337A (en) * 2013-03-13 2013-07-24 北京安拓思科技有限责任公司 SoC (System on Chip) and method for realizing communication between master modules and between slave modules based on wishbone bus
CN104569791A (en) * 2015-01-30 2015-04-29 上海华岭集成电路技术股份有限公司 Nondestructive testing structure for IP (intelligent property) hard cores and method for implementing nondestructive testing structure

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
李延聪: "SOC总线测试平台的设计与实现", 《中国优秀硕士学位论文全文数据库信息科技辑》 *

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105302633A (en) * 2015-11-20 2016-02-03 浪潮集团有限公司 Method for building general platform for generating multi-access mode RAM model
CN105354121A (en) * 2015-11-20 2016-02-24 浪潮集团有限公司 Method for establishing verification platform for verifying multiple read-write mode storage modules
CN105956219A (en) * 2016-04-18 2016-09-21 浪潮集团有限公司 Functional verification method for neural network based design
CN106845004A (en) * 2017-02-15 2017-06-13 济南浪潮高新科技投资发展有限公司 It is a kind of that system and method is built based on script for functional verification platform
CN107168843A (en) * 2017-06-09 2017-09-15 济南浪潮高新科技投资发展有限公司 A kind of building method of the functional verification platform based on AXI buses
CN107766195A (en) * 2017-10-23 2018-03-06 济南浪潮高新科技投资发展有限公司 It is a kind of to be used for the functional verification platform building method based on OPB bus designs
CN107943644A (en) * 2017-11-22 2018-04-20 济南浪潮高新科技投资发展有限公司 A kind of building method of functional verification platform for the design based on LOCAL BUS buses
CN109446677A (en) * 2018-11-02 2019-03-08 南京贝伦思网络科技股份有限公司 General-purpose platform and its building method based on network chip
CN109446677B (en) * 2018-11-02 2023-07-14 南京贝伦思网络科技股份有限公司 Universal platform based on network chip and construction method thereof
TWI819764B (en) * 2022-08-25 2023-10-21 大陸商北京歐錸德微電子技術有限公司 Project management tracking visualization method and integrated circuit design verification system

Similar Documents

Publication Publication Date Title
CN105069227A (en) Method for building function verification platform based on WISHBONE bus design
KR102377362B1 (en) Auxiliary test device, test board having the same, and test method thereof
CN107907814B (en) Method for improving mass production test efficiency of chips
TWI435096B (en) System and method for testing integrated circuit modules comprising a plurality of integrated circuit devices
CN107168843A (en) A kind of building method of the functional verification platform based on AXI buses
CN104407279A (en) Code type data, apparatus and test method for automatically testing chip MDIO bus protocol
CN105354121A (en) Method for establishing verification platform for verifying multiple read-write mode storage modules
CN105653409A (en) Data type conversion-based hardware simulator validation data extraction system
CN103580954A (en) Device and method for verifying switch chip through software simulation
CN106845004A (en) It is a kind of that system and method is built based on script for functional verification platform
CN110928731B (en) DRAM eye diagram evaluation method based on hardware self-test module
CN105047229A (en) Circuit and method for self testing in memory cell of RRAM
CN107943644A (en) A kind of building method of functional verification platform for the design based on LOCAL BUS buses
CN106847344B (en) Card system is chemically examined based on the memory controller interface time sequence parameter asserted
CN107491605A (en) A kind of function verification method and platform for chip design
CN105320583A (en) UVM (universal verification methodology) based write-only register verification test platform and verification method
US9003256B2 (en) System and method for testing integrated circuits by determining the solid timing window
Ramirez et al. On UVM reliability in mixed-signal verification
CN111459739A (en) QDR SRAM application verification board and verification method
CN104569791A (en) Nondestructive testing structure for IP (intelligent property) hard cores and method for implementing nondestructive testing structure
CN105260545B (en) A kind of verification method of programmable circuit system
CN102385547B (en) Method and system for verifying timing sequence calibration function of dynamic random access memory (DRAM) controller
CN106057248A (en) System and method for verifying data holding capacity
CN111370051B (en) Nonvolatile memory verification system and method
CN112597002A (en) Python script based test vector generation method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20151118

WD01 Invention patent application deemed withdrawn after publication