CN109446677A - General-purpose platform and its building method based on network chip - Google Patents
General-purpose platform and its building method based on network chip Download PDFInfo
- Publication number
- CN109446677A CN109446677A CN201811300818.XA CN201811300818A CN109446677A CN 109446677 A CN109446677 A CN 109446677A CN 201811300818 A CN201811300818 A CN 201811300818A CN 109446677 A CN109446677 A CN 109446677A
- Authority
- CN
- China
- Prior art keywords
- function
- general
- purpose platform
- network chip
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
Abstract
The present invention provides a kind of general-purpose platform and its building method based on network chip.By in data surface function Layer2 switching function and three layer interface functions realize that having quickly can carry out Expansion development to relevant product after general-purpose platform in general-purpose platform, shorten the development cycle of project, while saving the cost in development process.
Description
Technical field
The invention belongs to network chip technical field more particularly to a kind of general-purpose platform based on network chip and its build
Method.
Background technique
Network chip (NP, Networking Processor) is that an offer sends and receives data in a communication network
The microprocessor of logic, NP are a kind of programming devices, it applies specifically to the various tasks of the communications field, such as at packet
Reason, protocal analysis, route querying, the convergence of sound/data, firewall etc..
But since NP develops all in accordance with respective demand, during which there is shared function and do not integrate, thus additionally
The difficulty of increased version exploitation and management.Therefore, in fast-developing network times, for accelerate project development rate,
The development cycle is compressed, for functional exploitation altogether, aspect is managed and maintained and does Integrated Development and be particularly important.
Summary of the invention
In view of this, the present invention provides a kind of side of building based on the general-purpose platform of network chip and the general-purpose platform
Method, to solve current NP, functional exploitation has the case where duplicate labour altogether, significantly extends so as to cause the development cycle,
Also result in management and technical problem difficult in maintenance.
The present invention adopts the following technical scheme:
In some alternative embodiments, a kind of building method of general-purpose platform based on network chip is provided, comprising: needle
The abstract modeling that system is carried out to Layer2 switching function and three layer interface functions, ultimately forms Outline Design and illustrates document；Design
Data structure required for interface function, vlan function and Link Layer Discovery Protocol function in two layers and communication lattice
Formula；Determine the implementation of three layer functions.
In some alternative embodiments, described to carry out the abstract of system for Layer2 switching function and three layer interface functions
Modeling, ultimately forms Outline Design and illustrates that the process of document includes: two layers and three layers of the system that takes out of function；By two layers of system
And three layers of respective function carry out module division；The function declaration document of Outline Design is write according to abstract model, test is used
Example and builds table document at design documentation.
In some alternative embodiments, the building method of a kind of general-purpose platform based on network chip, is also wrapped
It includes: coding iterative development is carried out to each functional module of system；Analogue data test and phase are carried out to system all functional modules
The test of closing property, and integrate all functions of modules.
In some alternative embodiments, each functional module to system carries out the process packet of coding iterative development
It includes: to developing for the basic software of Layer2 switching function；The function of three layers of basis routing is developed；Carry out system connection
Tune improves switch software and routing function；
In some alternative embodiments, the process of coding iterative development is carried out in each functional module to system
In, test synchronizes the use-case exploitation and test for doing Layer2 switching and three-layer routing.
In some alternative embodiments, a kind of general-purpose platform based on network chip of the present invention, the general-purpose platform use
A kind of building method of general-purpose platform based on network chip is built.
The utility model has the advantages that the case where avoiding duplicate labour, can be greatly shortened the development cycle brought by of the invention；It is convenient for
It manages and maintains；In subsequent product exploitation, the project for needing to use the function of this part can shorten the development cycle, can be as early as possible
Come into operation；Expansion development quickly can be carried out to relevant product, shorten the development cycle of project, while saving exploitation
Cost in the process.
Detailed description of the invention
Fig. 1 is a kind of flow diagram of the building method of the general-purpose platform based on network chip of the present invention；
Fig. 2 is the schematic diagram of master-plan of the present invention；
Fig. 3 is the schematic diagram of the first implementation of the implementation of three layer function provided by the invention；
Fig. 4 is the schematic diagram of second of implementation of the implementation of three layer function provided by the invention；
Fig. 5 is the schematic diagram of the third implementation of the implementation of three layer function provided by the invention.
Specific embodiment
The following description and drawings fully show specific embodiments of the present invention, to enable those skilled in the art to
Practice them.Other embodiments may include structure, logic, it is electrical, process and other change.Embodiment
Only represent possible variation.Unless explicitly requested, otherwise individual components and functionality is optional, and the sequence operated can be with
Variation.The part of some embodiments and feature can be included in or replace part and the feature of other embodiments.This hair
The range of bright embodiment includes equivalent obtained by the entire scope of claims and all of claims
Object.
As shown in Figure 1, in some illustrative embodiments, providing a kind of building for general-purpose platform based on network chip
Method, comprising:
101: master-plan.
The abstract modeling that system is carried out for Layer2 switching function and three layer interface functions, ultimately forms Outline Design explanation
Document.
As shown in Fig. 2, carrying out the abstract modeling of system for Layer2 switching function and three layer interface functions, ultimately form general
The process for wanting specification document includes: to take out two layers and three layers of system firstly, according to general-purpose platform demand of technical standard
Function；Then, two layers and three layers of system respective function are subjected to module division；Finally, writing summary according to abstract model
The function declaration document of design, Test Sample Design document and build table document.
102: detailed design.
Firstly, designing required for the interface function in two layers, vlan function and Link Layer Discovery Protocol function
Data structure and communication format.
Then, as shown in Fig. 3 to 5, there are three types of the implementation tools of three layer functions, selectes the implementation of three layer functions,
Select a kind of implementation.
The advantages of the first implementation is the interacting message of simplified host process, can directly use and provide in zebra
Order, the disadvantage is that Zebra module goes wrong and will have a direct impact on host process.
The advantages of second of implementation be reduce maintenance to 3 layers of table in host process, the disadvantage is that will increase master control with
Interacting message between bcm process.
The advantages of the third implementation, is that each module is independent of each other independently of each other, the disadvantage is that increase host process with
The interacting message of zebra process, in addition master control needs to increase the order of some 3 layers of configurations and inquiry.
103: according to the Outline Design of system and detailed design document, coding iteration being carried out to each functional module of system and is opened
Hair.
The mode of iteration is taken in the development of this stage, the function of two layers and three layers is divided into three-wheel iterative development: first
Take turns developing to the basic software of Layer2 switching function；Second wheel develops the function of three layers of basis routing；Third
Wheel carries out system integration and test and improves switch software and routing function.
During each functional module to system carries out coding iterative development, test, which synchronizes, does Layer2 switching and three layers
The use-case of routing is developed and test.
104: test analysis and system combination.Analogue data test is carried out to system all functional modules and correlation is surveyed
Examination, and integrate all functions of modules.
This stage does data test and stability test to all basic functions of system, obtain test as a result, most
End form is at test report.
In some illustrative embodiments, the present invention also provides a kind of general-purpose platform based on network chip, this is general
Platform is built using step 101, step 102, step 103 and step 101.
It should also be appreciated by one skilled in the art that various illustrative logical boxs, mould in conjunction with the embodiments herein description
Electronic hardware, computer software or combinations thereof may be implemented into block, circuit and algorithm steps.In order to clearly demonstrate hardware and
Interchangeability between software surrounds its function to various illustrative components, frame, module, circuit and step above and carries out
It is generally described.Hardware is implemented as this function and is also implemented as software, depends on specific application and to entire
The design constraint that system is applied.Those skilled in the art can be directed to each specific application, be realized in a manner of flexible
Described function, still, this realization decision should not be construed as a departure from the scope of protection of this disclosure.
Claims (6)
1. a kind of building method of the general-purpose platform based on network chip characterized by comprising
The abstract modeling that system is carried out for Layer2 switching function and three layer interface functions, ultimately forms Outline Design expository writing
Shelves；
Data structure required for interface function, vlan function and Link Layer Discovery Protocol function in two layers of design with
And communication format；
Determine the implementation of three layer functions.
2. a kind of building method of general-purpose platform based on network chip according to claim 1, which is characterized in that described
The abstract modeling that system is carried out for Layer2 switching function and three layer interface functions, ultimately forms the mistake that Outline Design illustrates document
Journey includes:
Take out two layers and three layers of system of function；
Two layers and three layers of system respective function are subjected to module division；
The function declaration document of Outline Design, Test Sample Design document are write according to abstract model and build table document.
3. a kind of building method of general-purpose platform based on network chip according to claim 2, which is characterized in that also wrap
It includes:
Coding iterative development is carried out to each functional module of system；
Analogue data test and dependence test are carried out to system all functional modules, and integrate all functions of modules.
4. a kind of building method of general-purpose platform based on network chip according to claim 3, which is characterized in that described
To each functional module of system carry out coding iterative development process include:
To developing for the basic software of Layer2 switching function；
The function of three layers of basis routing is developed；
It carries out system integration and test and improves switch software and routing function.
5. a kind of building method of general-purpose platform based on network chip according to claim 4, which is characterized in that in institute
It states during carrying out coding iterative development to each functional module of system, test synchronizes the use for doing Layer2 switching and three-layer routing
Example exploitation and test.
6. a kind of general-purpose platform based on network chip, which is characterized in that the general-purpose platform is used as described in claim 1 to 5
The building method of general-purpose platform based on network chip a kind of built.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811300818.XA CN109446677B (en) | 2018-11-02 | 2018-11-02 | Universal platform based on network chip and construction method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811300818.XA CN109446677B (en) | 2018-11-02 | 2018-11-02 | Universal platform based on network chip and construction method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109446677A true CN109446677A (en) | 2019-03-08 |
| CN109446677B CN109446677B (en) | 2023-07-14 |
Family
ID=65550008
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811300818.XA Active CN109446677B (en) | 2018-11-02 | 2018-11-02 | Universal platform based on network chip and construction method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109446677B (en) |
Citations (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5903466A (en) * | 1995-12-29 | 1999-05-11 | Synopsys, Inc. | Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design |
| JP2000148716A (en) * | 1998-11-16 | 2000-05-30 | Hitachi Ltd | Semiconductor integrated circuit |
| US20020083112A1 (en) * | 2000-12-21 | 2002-06-27 | Wheeler William R. | Apparatus and method of developing software for a multi-processor chip |
| US6526562B1 (en) * | 1999-05-10 | 2003-02-25 | Analog Devices, Inc. | Methods for developing an integrated circuit chip design |
| WO2006091923A1 (en) * | 2005-02-25 | 2006-08-31 | Ip Infusion, Inc. | Hardware abstraction layer |
| US7188158B1 (en) * | 2000-07-15 | 2007-03-06 | Hewlett-Packard Development Company, L.P. | System and method for component-based software development |
| US20070162316A1 (en) * | 2006-01-12 | 2007-07-12 | International Business Machines Corporation | System and method for evaluating a requirements process and project risk-requirements management methodology |
| US20080144627A1 (en) * | 2006-12-19 | 2008-06-19 | Andrew Ballantyne | Route monitoring in a network management system |
| CN101321163A (en) * | 2008-07-03 | 2008-12-10 | 江苏华丽网络工程有限公司 | Integrated hardware implementing method for multi-layer amalgamation and parallel processing network access equipment |
| US20100211921A1 (en) * | 2007-05-31 | 2010-08-19 | Beijing Transpacific Ip Technology Development Ltd | Development verification apparatus for universal chip |
| US20100271071A1 (en) * | 2009-04-28 | 2010-10-28 | International Business Machines Corporation | Universal Inter-Layer Interconnect for Multi-Layer Semiconductor Stacks |
| CN102662674A (en) * | 2012-04-12 | 2012-09-12 | 铁道第三勘察设计院集团有限公司 | Method for building universal development platform of three-dimensional engineering simulation system |
| CN103136078A (en) * | 2011-12-01 | 2013-06-05 | 上海华虹集成电路有限责任公司 | Multi-interface simulation test system based on C model |
| CN103368836A (en) * | 2012-04-09 | 2013-10-23 | 中兴通讯股份有限公司 | Digital microwave device and network-management data routing method |
| CN103440195A (en) * | 2013-07-11 | 2013-12-11 | 盛科网络（苏州）有限公司 | Switch chip verification method and device based on logic chip |
| CN103744965A (en) * | 2014-01-07 | 2014-04-23 | 东信和平科技股份有限公司 | Simple multi-platform intelligent card personalization method |
| CN104408653A (en) * | 2014-11-11 | 2015-03-11 | 浪潮软件集团有限公司 | Network billing all-in-one machine building method based on open platform |
| US9137116B1 (en) * | 2012-07-12 | 2015-09-15 | Juniper Networks, Inc. | Routing protocol interface for generalized data distribution |
| CN105069227A (en) * | 2015-08-03 | 2015-11-18 | 浪潮集团有限公司 | Method for establishing functional verification platform on the basis of Wishbone bus design |
| US20160124742A1 (en) * | 2014-10-30 | 2016-05-05 | Equinix, Inc. | Microservice-based application development framework |
| US20170063661A1 (en) * | 2015-09-01 | 2017-03-02 | Dell Products, Lp | System and Method for Using Open Source Management Modules on Hardware Switch Elements |
-
2018
- 2018-11-02 CN CN201811300818.XA patent/CN109446677B/en active Active
Patent Citations (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5903466A (en) * | 1995-12-29 | 1999-05-11 | Synopsys, Inc. | Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design |
| JP2000148716A (en) * | 1998-11-16 | 2000-05-30 | Hitachi Ltd | Semiconductor integrated circuit |
| US6526562B1 (en) * | 1999-05-10 | 2003-02-25 | Analog Devices, Inc. | Methods for developing an integrated circuit chip design |
| US7188158B1 (en) * | 2000-07-15 | 2007-03-06 | Hewlett-Packard Development Company, L.P. | System and method for component-based software development |
| US20020083112A1 (en) * | 2000-12-21 | 2002-06-27 | Wheeler William R. | Apparatus and method of developing software for a multi-processor chip |
| WO2006091923A1 (en) * | 2005-02-25 | 2006-08-31 | Ip Infusion, Inc. | Hardware abstraction layer |
| US20070162316A1 (en) * | 2006-01-12 | 2007-07-12 | International Business Machines Corporation | System and method for evaluating a requirements process and project risk-requirements management methodology |
| US20080144627A1 (en) * | 2006-12-19 | 2008-06-19 | Andrew Ballantyne | Route monitoring in a network management system |
| US20100211921A1 (en) * | 2007-05-31 | 2010-08-19 | Beijing Transpacific Ip Technology Development Ltd | Development verification apparatus for universal chip |
| CN101321163A (en) * | 2008-07-03 | 2008-12-10 | 江苏华丽网络工程有限公司 | Integrated hardware implementing method for multi-layer amalgamation and parallel processing network access equipment |
| US20100271071A1 (en) * | 2009-04-28 | 2010-10-28 | International Business Machines Corporation | Universal Inter-Layer Interconnect for Multi-Layer Semiconductor Stacks |
| CN103136078A (en) * | 2011-12-01 | 2013-06-05 | 上海华虹集成电路有限责任公司 | Multi-interface simulation test system based on C model |
| CN103368836A (en) * | 2012-04-09 | 2013-10-23 | 中兴通讯股份有限公司 | Digital microwave device and network-management data routing method |
| CN102662674A (en) * | 2012-04-12 | 2012-09-12 | 铁道第三勘察设计院集团有限公司 | Method for building universal development platform of three-dimensional engineering simulation system |
| US9137116B1 (en) * | 2012-07-12 | 2015-09-15 | Juniper Networks, Inc. | Routing protocol interface for generalized data distribution |
| CN103440195A (en) * | 2013-07-11 | 2013-12-11 | 盛科网络（苏州）有限公司 | Switch chip verification method and device based on logic chip |
| CN103744965A (en) * | 2014-01-07 | 2014-04-23 | 东信和平科技股份有限公司 | Simple multi-platform intelligent card personalization method |
| US20160124742A1 (en) * | 2014-10-30 | 2016-05-05 | Equinix, Inc. | Microservice-based application development framework |
| CN104408653A (en) * | 2014-11-11 | 2015-03-11 | 浪潮软件集团有限公司 | Network billing all-in-one machine building method based on open platform |
| CN105069227A (en) * | 2015-08-03 | 2015-11-18 | 浪潮集团有限公司 | Method for establishing functional verification platform on the basis of Wishbone bus design |
| US20170063661A1 (en) * | 2015-09-01 | 2017-03-02 | Dell Products, Lp | System and Method for Using Open Source Management Modules on Hardware Switch Elements |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109446677B (en) | 2023-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Vidal et al. | A co-design approach for embedded system modeling and code generation with UML and MARTE | |
| CN106374439B (en) | Software definition implementation method based on intelligent substation Protection control system | |
| CN107743072B (en) | Efficient and extensible network simulation scene generation method | |
| CN111835565A (en) | Communication network optimization method, device and system based on digital twin | |
| CN109117121A (en) | A kind of AUTOSAR software architecture implementation method | |
| WO2015197012A1 (en) | System and method for affinity-based network configuration | |
| KR20210095037A (en) | Modular systems for the Internet of Things | |
| Skowyra et al. | Verifiably-safe software-defined networks for CPS | |
| Liu et al. | Automatic life cycle management of network configurations | |
| CN107294753A (en) | A kind of SDN/NFV opens access net system and the method for managing ONU/ONT | |
| CN104053164A (en) | Internet-of-things gateway testing system and method | |
| CN110249593A (en) | The system and method for configuring the IED process bus network switch according to substation topology specification | |
| CN108460199A (en) | CNI modelings | |
| Rojas | From software-defined to human-defined networking: Challenges and opportunities | |
| CN105512097A (en) | File analyzing method | |
| CN112565336A (en) | Intelligent Internet of things centralized control method, system, medium, equipment and application | |
| CN113448314A (en) | Hardware resource-based whole vehicle function service abstraction system and method | |
| Bezahaf et al. | To all intents and purposes: Towards flexible intent expression | |
| Liu et al. | PSNet: Reconfigurable network topology design for accelerating parameter server architecture based distributed machine learning | |
| CN104598250B (en) | A kind of system management architecture and its method for realizing management | |
| CN109446677A (en) | General-purpose platform and its building method based on network chip | |
| CN106484400A (en) | A kind of embedded system structure collocation method | |
| Saha et al. | Intent-based industrial network management using natural language instructions | |
| Rotsos et al. | Reasonet: Inferring network policies using ontologies | |
| CN114004050B (en) | Blueprint configuration tool software for Rapidio network topology design |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |