CN105022707B - 接口单元装置 - Google Patents

接口单元装置 Download PDF

Info

Publication number
CN105022707B
CN105022707B CN201510179517.6A CN201510179517A CN105022707B CN 105022707 B CN105022707 B CN 105022707B CN 201510179517 A CN201510179517 A CN 201510179517A CN 105022707 B CN105022707 B CN 105022707B
Authority
CN
China
Prior art keywords
data
memory
interface unit
unit
arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510179517.6A
Other languages
English (en)
Chinese (zh)
Other versions
CN105022707A (zh
Inventor
A.布鲁内
C.波尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of CN105022707A publication Critical patent/CN105022707A/zh
Application granted granted Critical
Publication of CN105022707B publication Critical patent/CN105022707B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
CN201510179517.6A 2014-04-17 2015-04-16 接口单元装置 Active CN105022707B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102014207417.7 2014-04-17
DE102014207417.7A DE102014207417A1 (de) 2014-04-17 2014-04-17 Schnittstelleneinheit

Publications (2)

Publication Number Publication Date
CN105022707A CN105022707A (zh) 2015-11-04
CN105022707B true CN105022707B (zh) 2020-03-17

Family

ID=54249919

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510179517.6A Active CN105022707B (zh) 2014-04-17 2015-04-16 接口单元装置

Country Status (4)

Country Link
US (1) US9880955B2 (enExample)
JP (1) JP6534851B2 (enExample)
CN (1) CN105022707B (enExample)
DE (1) DE102014207417A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105530153B (zh) * 2015-12-11 2019-02-05 上海新时达电气股份有限公司 网络内的从设备通信方法、通信网络、主设备及从设备
JP7363344B2 (ja) * 2019-10-15 2023-10-18 オムロン株式会社 メモリ制御装置、および制御方法
WO2025235430A1 (en) * 2024-05-08 2025-11-13 Micron Technology, Inc. Vendor specific sub block access according to sub block descriptor

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1504913A (zh) * 2002-12-05 2004-06-16 国际商业机器公司 数据访问环系统及采用环形总线的方法
CN1751298A (zh) * 2003-05-14 2006-03-22 国际商业机器公司 由主机总线适配器提供状态信息的方法、装置和程序存储设备
CN101162445A (zh) * 2006-10-10 2008-04-16 国际商业机器公司 促进处理环境的输入/输出处理的方法和系统
CN101246456A (zh) * 2007-02-15 2008-08-20 富士通株式会社 数据加密设备和方法、解密设备和方法、传送控制设备

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5765023A (en) * 1995-09-29 1998-06-09 Cirrus Logic, Inc. DMA controller having multiple channels and buffer pool having plurality of buffers accessible to each channel for buffering data transferred to and from host computer
US5781799A (en) * 1995-09-29 1998-07-14 Cirrus Logic, Inc. DMA controller arrangement having plurality of DMA controllers and buffer pool having plurality of buffers accessible to each of the channels of the controllers
US5875352A (en) * 1995-11-03 1999-02-23 Sun Microsystems, Inc. Method and apparatus for multiple channel direct memory access control
KR0170500B1 (ko) * 1995-11-18 1999-03-30 양승택 멀티프로세서 시스템
US6188699B1 (en) * 1997-12-11 2001-02-13 Pmc-Sierra Ltd. Multi-channel encoder/decoder
US7000244B1 (en) * 1999-09-02 2006-02-14 Broadlogic Network Technologies, Inc. Multi-threaded direct memory access engine for broadcast data demultiplex operations
US6418489B1 (en) * 1999-10-25 2002-07-09 Motorola, Inc. Direct memory access controller and method therefor
US7003093B2 (en) * 2000-09-08 2006-02-21 Intel Corporation Tone detection for integrated telecommunications processing
US6738358B2 (en) * 2000-09-09 2004-05-18 Intel Corporation Network echo canceller for integrated telecommunications processing
US20020116186A1 (en) * 2000-09-09 2002-08-22 Adam Strauss Voice activity detector for integrated telecommunications processing
KR100403620B1 (ko) * 2001-02-28 2003-10-30 삼성전자주식회사 채널 활용율을 높이는 통신 시스템 및 그 방법
US20030172190A1 (en) * 2001-07-02 2003-09-11 Globespanvirata Incorporated Communications system using rings architecture
US6754732B1 (en) * 2001-08-03 2004-06-22 Intervoice Limited Partnership System and method for efficient data transfer management
US20050080945A1 (en) * 2003-10-14 2005-04-14 International Business Machines Corporation Transferring message packets from data continued in disparate areas of source memory via preloading
US7117308B1 (en) * 2004-04-06 2006-10-03 Cisco Technology, Inc. Hypertransport data path protocol
US9264384B1 (en) * 2004-07-22 2016-02-16 Oracle International Corporation Resource virtualization mechanism including virtual host bus adapters
US7577772B2 (en) * 2004-09-08 2009-08-18 Qlogic, Corporation Method and system for optimizing DMA channel selection
US7370123B2 (en) * 2004-10-12 2008-05-06 Nec Electronics Corporation Information processing apparatus
JP2006338538A (ja) * 2005-06-03 2006-12-14 Nec Electronics Corp ストリームプロセッサ
US7496699B2 (en) * 2005-06-17 2009-02-24 Level 5 Networks, Inc. DMA descriptor queue read and cache write pointer arrangement
JP4724494B2 (ja) * 2005-08-26 2011-07-13 キヤノン株式会社 Ｐｃｉブリッジ及ｐｃｉブリッジを搭載するシステム
US7694035B2 (en) * 2007-06-26 2010-04-06 International Business Machines Corporation DMA shared byte counters in a parallel computer
US7886084B2 (en) * 2007-06-26 2011-02-08 International Business Machines Corporation Optimized collectives using a DMA on a parallel computer
US20090083392A1 (en) * 2007-09-25 2009-03-26 Sun Microsystems, Inc. Simple, efficient rdma mechanism
US8103809B1 (en) * 2009-01-16 2012-01-24 F5 Networks, Inc. Network devices with multiple direct memory access channels and methods thereof
US20110153877A1 (en) * 2009-12-23 2011-06-23 King Steven R Method and apparatus to exchange data via an intermediary translation and queue manager
JP2011193242A (ja) * 2010-03-15 2011-09-29 Renesas Electronics Corp 通信制御装置および通信制御方法
US8615614B2 (en) * 2011-11-30 2013-12-24 Freescale Semiconductor, Inc. Message passing using direct memory access unit in a data processing system
US9251107B2 (en) * 2013-06-27 2016-02-02 Silicon Laboratories Inc. Immediate direct memory access descriptor-based write operation
KR102180972B1 (ko) * 2014-04-23 2020-11-20 에스케이하이닉스 주식회사 메모리 컨트롤 유닛 및 그것을 포함하는 데이터 저장 장치

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1504913A (zh) * 2002-12-05 2004-06-16 国际商业机器公司 数据访问环系统及采用环形总线的方法
CN1751298A (zh) * 2003-05-14 2006-03-22 国际商业机器公司 由主机总线适配器提供状态信息的方法、装置和程序存储设备
CN101162445A (zh) * 2006-10-10 2008-04-16 国际商业机器公司 促进处理环境的输入/输出处理的方法和系统
CN101246456A (zh) * 2007-02-15 2008-08-20 富士通株式会社 数据加密设备和方法、解密设备和方法、传送控制设备

Also Published As

Publication number Publication date
CN105022707A (zh) 2015-11-04
JP2015207288A (ja) 2015-11-19
JP6534851B2 (ja) 2019-06-26
US20150301965A1 (en) 2015-10-22
DE102014207417A1 (de) 2015-10-22
US9880955B2 (en) 2018-01-30

Similar Documents

Publication Publication Date Title
CN105511954B (zh) 一种报文处理方法及装置
US8706927B2 (en) Method for the recovery of a clock and system for the transmission of data between data memories by remote direct memory access and network station set up to operate in the method as a transmitting or, respectively, receiving station
CN108701004A (zh) 一种数据处理的系统、方法及对应装置
EP3159802B1 (en) Sharing method and device for pcie i/o device and interconnection system
JP6492083B2 (ja) インフィニバンド（ＩＢ）上で仮想ホストバスアダプタ（ｖＨＢＡ）を管理およびサポートするためのシステムおよび方法、ならびに単一の外部メモリインターフェイスを用いてバッファの効率的な使用をサポートするためのシステムおよび方法
CN105095139A (zh) 集成电路总线系统及其数据操作和传输方法
CN103430161A (zh) 一种基于PCIE Switch通信的方法、装置及系统
CN106484652B (zh) 一种基于ntb硬件的多队列通信方法及系统
CN105630727B (zh) 多SoC节点之间的访问方法、装置和系统
CN107562669A (zh) 一种NVMe协议命令处理方法、装置及系统
CN105022707B (zh) 接口单元装置
CN107360016A (zh) 从装置控制方法
CN104123173B (zh) 一种实现虚拟机间通信的方法及装置
CN107025146B (zh) 一种文件生成方法、装置和系统
US10013372B2 (en) Input/output apparatus and method
CN104809077A (zh) 经由队列与缓冲器管理器对接
CN104850517B (zh) 一种dma传输报文数据的方法及装置
KR102303424B1 (ko) 랜덤 액세스 메모리를 포함하는 하나 이상의 처리 유닛을 위한 직접 메모리 액세스 제어 장치
JP2014179066A (ja) ストレージ制御装置、ストレージシステム、およびストレージ制御方法
JP5101195B2 (ja) インタフェースコントローラ
CN115203102A (zh) 预测usb扩展环境中的空闲缓冲区空间
EP2503746A1 (en) Data transfer apparatus, data transfer method, and information processing apparatus
CN114731282A (zh) 处理非缓存写数据请求的方法、缓存器和节点
US20200336440A1 (en) Data transmission method and data transmission system
CN121166017A (en) Data processing method, device, buffer module and system on chip

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant