CN114731282A - 处理非缓存写数据请求的方法、缓存器和节点 - Google Patents

处理非缓存写数据请求的方法、缓存器和节点 Download PDF

Info

Publication number
CN114731282A
CN114731282A CN201980102202.8A CN201980102202A CN114731282A CN 114731282 A CN114731282 A CN 114731282A CN 201980102202 A CN201980102202 A CN 201980102202A CN 114731282 A CN114731282 A CN 114731282A
Authority
CN
China
Prior art keywords
buffer
node
cache
data
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201980102202.8A
Other languages
English (en)
Other versions
CN114731282B (zh
Inventor
吴文宇
夏晶
信恒超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN114731282A publication Critical patent/CN114731282A/zh
Application granted granted Critical
Publication of CN114731282B publication Critical patent/CN114731282B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0611—Improving I/O performance in relation to response time
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0824—Distributed directories, e.g. linked lists of caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656—Data buffering arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1048—Scalability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/15—Use in a specific computing environment
    • G06F2212/154—Networked environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/31—Providing disk cache in a specific location of a storage system
    • G06F2212/311—In host system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/50—Control mechanisms for virtual memory, cache or TLB
    • G06F2212/507—Control mechanisms for virtual memory, cache or TLB using speculative control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/62—Details of cache specific to multiprocessor cache arrangements
    • G06F2212/621—Coherency control relating to peripheral accessing, e.g. from DMA or I/O device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

一种处理非缓存写数据请求的方法、缓存器和节点。该方法包括：缓存器从第一处理器接收第一非缓存写数据请求并向节点发送第一非缓存写数据请求，第一非缓存写数据请求包含第一地址；若缓存器确定缓存器中存储有第一地址，则缓存器向第一处理器获取与第一非缓存写数据请求相对应的第一数据；当缓存器从节点接收到第一数据缓冲区编号时，缓存器向节点发送第一数据。该缓存器在接收到该第一非缓存写数据请求之后，若确定本地存储有第一地址，则可以向该处理器获取第一数据。当该缓存器接受到该第一数据缓冲区编号之后，可以向该节点发送该第一数据，可以提高数据写入的效率，加快写数据进程。

Description

PCT国内申请，说明书已公开。

Claims (18)

  1. PCT国内申请，权利要求书已公开。
CN201980102202.8A 2019-11-22 2019-11-22 处理非缓存写数据请求的方法、缓存器和节点 Active CN114731282B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2019/120252 WO2021097802A1 (zh) 2019-11-22 2019-11-22 处理非缓存写数据请求的方法、缓存器和节点

Publications (2)

Publication Number Publication Date
CN114731282A true CN114731282A (zh) 2022-07-08
CN114731282B CN114731282B (zh) 2023-06-02

Family

ID=75979899

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980102202.8A Active CN114731282B (zh) 2019-11-22 2019-11-22 处理非缓存写数据请求的方法、缓存器和节点

Country Status (4)

Country Link
US (1) US11789866B2 (zh)
EP (1) EP4054140A4 (zh)
CN (1) CN114731282B (zh)
WO (1) WO2021097802A1 (zh)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090248891A1 (en) * 2008-03-26 2009-10-01 Shingo Tanaka Data receiving apparatus, data receiving method, and program storage medium
CN102204218A (zh) * 2011-05-31 2011-09-28 华为技术有限公司 数据处理方法、缓存节点、协作控制器及系统
CN102855194A (zh) * 2012-08-08 2013-01-02 北京君正集成电路股份有限公司 数据存储方法和存储器
CN103649901A (zh) * 2013-07-26 2014-03-19 华为技术有限公司 数据发送方法、数据接收方法和存储设备
WO2014056398A1 (zh) * 2012-10-11 2014-04-17 腾讯科技（深圳）有限公司 数据处理方法、装置及存储介质
CN103870204A (zh) * 2012-12-11 2014-06-18 华为技术有限公司 一种cache中数据写入和读取方法、cache控制器
US20170279918A1 (en) * 2014-10-17 2017-09-28 Hitachi, Ltd. Computer system
CN108702374A (zh) * 2015-09-02 2018-10-23 科内克斯实验室公司 用于以太网类型网络上的存储器和I/O的远程访问的NVM Express控制器
CN110109889A (zh) * 2019-05-09 2019-08-09 重庆大学 一种分布式内存文件管理系统

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7099913B1 (en) * 2000-08-31 2006-08-29 Hewlett-Packard Development Company, L.P. Speculative directory writes in a directory based cache coherent nonuniform memory access protocol
US6973536B1 (en) * 2001-08-31 2005-12-06 Oracle Corporation Self-adaptive hybrid cache
CN101409715B (zh) * 2008-10-22 2012-04-18 中国科学院计算技术研究所 一种利用InfiniBand网络进行通信的方法及系统
US9235519B2 (en) * 2012-07-30 2016-01-12 Futurewei Technologies, Inc. Method for peer to peer cache forwarding
US9170946B2 (en) * 2012-12-21 2015-10-27 Intel Corporation Directory cache supporting non-atomic input/output operations
US10275375B2 (en) * 2013-03-10 2019-04-30 Mellanox Technologies, Ltd. Network interface controller with compression capabilities
US9594707B2 (en) * 2014-09-02 2017-03-14 Unisys Corporation Data input/output (I/O) handling for computer network communications links
CN105472023B (zh) * 2014-12-31 2018-11-20 华为技术有限公司 一种远程直接存储器存取的方法及装置
GR20180100189A (el) * 2018-05-03 2020-01-22 Arm Limited Δικτυο επεξεργασιας δεδομενων με συμπυκνωση ροης για μεταφορα δεδομενων μεσω streaming

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090248891A1 (en) * 2008-03-26 2009-10-01 Shingo Tanaka Data receiving apparatus, data receiving method, and program storage medium
CN102204218A (zh) * 2011-05-31 2011-09-28 华为技术有限公司 数据处理方法、缓存节点、协作控制器及系统
CN102855194A (zh) * 2012-08-08 2013-01-02 北京君正集成电路股份有限公司 数据存储方法和存储器
WO2014056398A1 (zh) * 2012-10-11 2014-04-17 腾讯科技（深圳）有限公司 数据处理方法、装置及存储介质
CN103870204A (zh) * 2012-12-11 2014-06-18 华为技术有限公司 一种cache中数据写入和读取方法、cache控制器
CN103649901A (zh) * 2013-07-26 2014-03-19 华为技术有限公司 数据发送方法、数据接收方法和存储设备
US20170279918A1 (en) * 2014-10-17 2017-09-28 Hitachi, Ltd. Computer system
CN108702374A (zh) * 2015-09-02 2018-10-23 科内克斯实验室公司 用于以太网类型网络上的存储器和I/O的远程访问的NVM Express控制器
CN110109889A (zh) * 2019-05-09 2019-08-09 重庆大学 一种分布式内存文件管理系统

Also Published As

Publication number Publication date
US20220276960A1 (en) 2022-09-01
EP4054140A4 (en) 2022-11-16
EP4054140A1 (en) 2022-09-07
US11789866B2 (en) 2023-10-17
WO2021097802A1 (zh) 2021-05-27
CN114731282B (zh) 2023-06-02

Similar Documents

Publication Publication Date Title
US10169080B2 (en) Method for work scheduling in a multi-chip system
US9529532B2 (en) Method and apparatus for memory allocation in a multi-node system
US7366835B2 (en) Data access responding system, storage system, client apparatus, cache apparatus, and method for accessing data access responding system
US5781741A (en) Message communications system in a parallel computer
US20150254182A1 (en) Multi-core network processor interconnect with multi-node connection
US10592459B2 (en) Method and system for ordering I/O access in a multi-node environment
US9372800B2 (en) Inter-chip interconnect protocol for a multi-chip system
US9311044B2 (en) System and method for supporting efficient buffer usage with a single external memory interface
JP2021515318A (ja) ＮＶＭｅベースのデータ読み取り方法、装置及びシステム
CN115061972A (zh) 处理器、数据读写方法、装置和存储介质
CN111258932A (zh) 加速ufs协议处理的方法与存储控制器
US9519514B2 (en) Interfacing with a buffer manager via queues
WO2018176397A1 (zh) 一种锁分配的方法、装置和计算设备
US7409486B2 (en) Storage system, and storage control method
CN116886719B (zh) 存储系统的数据处理方法、装置、存储系统、设备及介质
US20150177985A1 (en) Information processing device
CN114731282B (zh) 处理非缓存写数据请求的方法、缓存器和节点
CN116820579A (zh) 访存指令的调度方法、装置、电子设备和存储介质
CN114356839B (zh) 处理写操作的方法、设备、处理器及设备可读存储介质
CN105022707B (zh) 接口单元装置
US20150254187A1 (en) Storage device, information processing apparatus, and cache control program
CN112214434A (zh) 处理电路、信息处理设备和信息处理方法
WO2021081944A1 (zh) 处理非缓存写数据请求的方法、缓存器和节点
CN117234972A (zh) 一种主机数据读取方法及系统
JP2971119B2 (ja) 複数プロセッサシステムにおける高速データ転送方式

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant