CN104990565A - 一种环境传感器 - Google Patents

一种环境传感器 Download PDF

Info

Publication number
CN104990565A
CN104990565A CN201510430233.XA CN201510430233A CN104990565A CN 104990565 A CN104990565 A CN 104990565A CN 201510430233 A CN201510430233 A CN 201510430233A CN 104990565 A CN104990565 A CN 104990565A
Authority
CN
China
Prior art keywords
asic
chip
circuit board
wire
input end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510430233.XA
Other languages
English (en)
Inventor
张俊德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Goertek Inc
Original Assignee
Goertek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Goertek Inc filed Critical Goertek Inc
Priority to CN201510430233.XA priority Critical patent/CN104990565A/zh
Publication of CN104990565A publication Critical patent/CN104990565A/zh
Priority to PCT/CN2015/096920 priority patent/WO2017012250A1/zh
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01DMEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D5/00Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable
    • G01D5/12Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48235Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15192Resurf arrangement of the internal vias

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Or Calibration Of Command Recording Devices (AREA)

Abstract

本发明涉及一种环境传感器,ASIC芯片通过植锡球焊接在电路板上,且ASIC芯片的输入端与电路板上的ASIC输入端导线电连接在一起,传感器芯片固定在外部封装内部位于ASIC芯片上方的位置,且传感器芯片与ASIC芯片在电路板上的投影至少部分重叠;传感器芯片通过金线与ASIC输入端导线电连接在一起。本发明的环境传感器,传感器芯片、ASIC芯片分布在外部封装内部的竖直方向上,ASIC芯片通过植锡球的方式焊接在电路板上,且传感器芯片通过金线、设置在电路板上的ASIC输入端引线与ASIC芯片电连接在一起,降低了整个环境传感器的在横向上的尺寸,从而可以节省外部封装的空间,以满足现代电子产品的小型化发展。

Description

一种环境传感器
技术领域
本发明涉及测量领域,更具体地,涉及一种传感器,尤其涉及一种环境传感器。
背景技术
环境传感器利用的是敏感材料的相关物理效应,如压阻效应、压电效应等,敏感材料在受到环境变量的作用后,其电阻或者电容发生变化,通过测量电路就可以得到正比于环境变量变化的电信号,环境传感器现已广泛应用于气压、高度、温湿度、气体等领域的测量和控制中。
近年来,随着科学技术的发展,手机、笔记本电脑等电子产品的体积在不断减小,而且人们对这些便携电子产品的性能要求也越来越高,这就要求与之配套的电子零部件的体积也必须随着减小。
现有的环境传感器,包括由电路板、外壳围成的封装结构,以及位于该封装结构中的传感器芯片、ASIC芯片,其中,传感器芯片和ASIC芯片均固定在电路板上,传感器芯片和ASIC芯片之间通过金线电连接,ASIC芯片与电路板之间通过金线电连接在一起。这样的连接方式,不但增加了制作工序,而且也不利于环境传感器的小型化发展。
发明内容
本发明的一个目的是提供了一种环境传感器。
根据本发明的一个方面,提供一种环境传感器,包括电路板、外壳,以及由电路板、外壳包围起来的外部封装,所述外部封装上还设有连通外界的导通孔;还包括设置在外部封装内部的ASIC芯片、传感器芯片,其中,所述ASIC芯片通过植锡球焊接在电路板上,且ASIC芯片的输出端与电路板上设置的ASIC输出端导线电连接在一起,所述ASIC芯片的输入端与电路板上设置的ASIC输入端导线电连接在一起;所述传感器芯片固定在外部封装内部位于ASIC芯片上方的位置,且传感器芯片与ASIC芯片在电路板上的投影至少部分重叠;传感器芯片通过金线与ASIC输入端导线电连接在一起。
优选地,所述外部封装内部还固定有保持部,所述保持部中设有沿垂直方向延伸的、一端与ASIC输入端导线电连接在一起,另一端与金线电连接在一起的第一连接导线。
优选地,所述保持部固定在电路板上,所述第一连接导线的下端与ASIC输入端导线直接接触连接。
优选地,所述保持部固定在外壳上端的内壁上;且第一连接导线的一端通过设置在外壳侧壁内的第二连接导线与ASIC输入端导线电连接在一起。
优选地,所述传感器芯片直接固定在ASIC芯片的上端面。
优选地,所述传感器芯片固定在外壳上端的内壁上。
优选地,所述导通孔设置在外壳上。
优选地,所述导通孔设置在电路板上。
优选地,所述ASIC芯片倒置,ASIC芯片的输出端通过植锡球直接焊接在电路板的ASIC输出端导线上;ASIC芯片的输入端通过植锡球直接焊接在电路板的ASIC输入端导线上。
优选地,所述传感器芯片与ASIC芯片正对设置。
本发明的环境传感器,传感器芯片、ASIC芯片分布在外部封装内部的竖直方向上,ASIC芯片通过植锡球的方式焊接在电路板上,且传感器芯片通过金线、设置在电路板上的ASIC输入端引线与ASIC芯片电连接在一起,降低了整个环境传感器的在横向上的尺寸,从而可以节省外部封装的空间,使得产品可以做的更小,以满足现代电子产品的小型化发展。同时也简化了传感器芯片与ASIC芯片之间的连接方式,使其制造工艺简单,制程效率高,生产成本低。而且,相对于传感器芯片而言,ASIC芯片的尺寸较大,这就使得可以采用金线的方式来连接传感器芯片。
通过以下参照附图对本发明的示例性实施例的详细描述,本发明的其它特征及其优点将会变得清楚。
附图说明
构成说明书的一部分的附图描述了本发明的实施例,并且连同说明书一起用于解释本发明的原理。
图1是本发明环境传感器的结构示意图。
图2是本发明环境传感器另一实施例的结构示意图。
具体实施方式
现在将参照附图来详细描述本发明的各种示例性实施例。应注意到:除非另外具体说明,否则在这些实施例中阐述的部件和步骤的相对布置、数字表达式和数值不限制本发明的范围。
以下对至少一个示例性实施例的描述实际上仅仅是说明性的,决不作为对本发明及其应用或使用的任何限制。
对于相关领域普通技术人员已知的技术和设备可能不作详细讨论,但在适当情况下,所述技术和设备应当被视为说明书的一部分。
在这里示出和讨论的所有例子中,任何具体值应被解释为仅仅是示例性的,而不是作为限制。因此,示例性实施例的其它例子可以具有不同的值。
应注意到:相似的标号和字母在下面的附图中表示类似项,因此,一旦某一项在一个附图中被定义,则在随后的附图中不需要对其进行进一步讨论。
参考图1,本发明提供了一种环境传感器,其可以是压力传感器、温度传感器、湿度传感器等用于检测周围环境的传感器,其包括电路板1、外壳2,所述外壳2固定在电路板1上,并与电路板1共同围成了环境传感器的外部封装。其中,所述外壳2也可以是呈平板状,此时,还需要设置一独立的侧壁部将外壳2支撑在电路板1上,以共同形成环境传感器的外部封装。环境传感器的ASIC芯片4、传感器芯片3设置在外部封装的内部,其中,在所述外部封装上还设有连通外界的导通孔11,以便将传感器芯片3暴露在外界的环境中。其中,导通孔11可以设置在外壳2上,也可以设置在电路板1上。
本发明的环境传感器,所述ASIC芯片4通过植锡球9的方式焊接在电路板1上,电路板1上的电路布图包括ASIC输出端导线8、ASIC输入端导线7,ASIC芯片4固定在电路板1上,并使其输出端与ASIC输出端导线8电连接在一起,使其输入端与ASIC输入端导线7电连接在一起,从而将ASIC芯片4连接到电路板1的电路布图中。
在本发明一个具体的实施方式中,所述ASIC芯片4倒置安装,使得ASIC芯片4上的输出端、输入端朝下,并通过植锡球9将ASIC芯片4的输出端直接焊接在电路板1的ASIC输出端导线8上;将ASIC芯片4的输入端直接焊接在电路板1的ASIC输入端导线7上。当然,对于本领域的技术人员来说,也可以在ASIC芯片4的内部设置金属化通孔,通过该金属化通孔可以将位于ASIC芯片4上端的输出端、输入端电极引到ASIC芯片4的下端,采用这种方式,使得不再需要将ASIC芯片4倒置,可以直接将ASIC芯片4下端的金属化通孔作为焊接点,直接与电路板1上的电路布图焊接在一起。
本发明的环境传感器,所述传感器芯片3固定在外部封装内部位于ASIC芯片4上方的位置,且传感器芯片3与ASIC芯片4在电路板1上的投影至少部分重叠,优选的是,传感器芯片3与ASIC芯片4正对设置。
传感器芯片3通过金线10与ASIC输入端导线7电连接在一起,使得传感器芯片3输出的电信号通过金线10、ASIC输入端导线7传输至ASIC芯片4上,通过ASIC芯片4对传感器芯片3输出的电信号进行放大,以便后续处理。在本发明一个具体的实施方式中,传感器芯片3直接固定在ASIC芯片4的上端面,参考图1;在本发明另一具体的实施方式中,传感器芯片3也可以固定在外壳2上端的内壁上,参考图2。
本发明的环境传感器,传感器芯片、ASIC芯片分布在外部封装内部的竖直方向上,ASIC芯片通过植锡球的方式焊接在电路板上,且传感器芯片通过金线、设置在电路板上的ASIC输入端引线与ASIC芯片电连接在一起,降低了整个环境传感器的在横向上的尺寸,从而可以节省外部封装的空间,使得产品可以做的更小,以满足现代电子产品的小型化发展。同时也简化了传感器芯片与ASIC芯片之间的连接方式,使其制造工艺简单,制程效率高,生产成本低。而且,相对于传感器芯片而言,ASIC芯片的尺寸较大,这就使得可以采用金线的方式来连接传感器芯片。
由于传感器芯片3设置在ASIC芯片4的上方,这就使得传感器芯片3距离电路板1较远,也就是说,需要采用较长的金线10才能将传感器芯片3与位于电路板1上的ASIC输入端导线7连接在一起。在本发明一个优选的实施方式中,在外部封装内部还固定有保持部5,该保持部5可由绝缘材料制成,所述保持部5中设有沿垂直方向延伸的第一连接导线6,该第一连接导线6的一端与ASIC输入端导线7电连接在一起,另一端与金线10电连接在一起的,从而可以大大减少金线的使用,同时也简化了组装的工艺。
其中,所述保持部5可以固定在电路板1上,这样,所述第一连接导线6的下端可以直接与ASIC输入端导线7接触连接在一起,第一连接导线6的上端则与传感器芯片3的金线10连接在一起,参考图1,通过金线10、第一连接导线6、ASIC输入端导线7实现了传感器芯片3与ASIC芯片4之间的电连接。
在本发明另一实施例中,所述保持部5固定在外壳2上端的内壁上;在外壳2的侧壁内设置有第二连接导线12,该第二连接导线12的下端与ASIC输入端导线7直接电连接在一起,其上端与第一连接导线6的一端电连接在一起,而第一连接导线6的另一端则与传感器芯片3的金线10连接在一起,参考图2,通过金线10、第一连接导线6、第二连接导线12、ASIC输入端导线7实现了传感器芯片3与ASIC芯片4之间的电连接。
虽然已经通过示例对本发明的一些特定实施例进行了详细说明,但是本领域的技术人员应该理解,以上示例仅是为了进行说明,而不是为了限制本发明的范围。本领域的技术人员应该理解,可在不脱离本发明的范围和精神的情况下,对以上实施例进行修改。本发明的范围由所附权利要求来限定。

Claims (10)

1.一种环境传感器,其特征在于:包括电路板(1)、外壳(2),以及由电路板(1)、外壳(2)包围起来的外部封装,所述外部封装上还设有连通外界的导通孔(11);还包括设置在外部封装内部的ASIC芯片(4)、传感器芯片(3),其中,所述ASIC芯片(4)通过植锡球(9)焊接在电路板(1)上,且ASIC芯片(4)的输出端与电路板(1)上设置的ASIC输出端导线(8)电连接在一起,所述ASIC芯片(4)的输入端与电路板(1)上设置的ASIC输入端导线(7)电连接在一起;所述传感器芯片(3)固定在外部封装内部位于ASIC芯片(4)上方的位置,且传感器芯片(3)与ASIC芯片(4)在电路板(1)上的投影至少部分重叠;传感器芯片(3)通过金线(10)与ASIC输入端导线(7)电连接在一起。
2.根据权利要求1所述的环境传感器,其特征在于:所述外部封装内部还固定有保持部(5),所述保持部(5)中设有沿垂直方向延伸的、一端与ASIC输入端导线(7)电连接在一起,另一端与金线(10)电连接在一起的第一连接导线(6)。
3.根据权利要求2所述的环境传感器,其特征在于:所述保持部(5)固定在电路板(1)上,所述第一连接导线(6)的下端与ASIC输入端导线(7)直接接触连接。
4.根据权利要求2所述的环境传感器,其特征在于:所述保持部(5)固定在外壳(2)上端的内壁上;且第一连接导线(6)的一端通过设置在外壳(2)侧壁内的第二连接导线(12)与ASIC输入端导线(7)电连接在一起。
5.根据权利要求1至4任一项所述的环境传感器,其特征在于:所述传感器芯片(3)直接固定在ASIC芯片(4)的上端面。
6.根据权利要求1至4任一项所述的环境传感器,其特征在于:所述传感器芯片(3)固定在外壳(2)上端的内壁上。
7.根据权利要求1所述的环境传感器,其特征在于:所述导通孔(11)设置在外壳(2)上。
8.根据权利要求1所述的环境传感器,其特征在于:所述导通孔(11)设置在电路板(1)上。
9.根据权利要求1所述的环境传感器,其特征在于:所述ASIC芯片(4)倒置,ASIC芯片(4)的输出端通过植锡球(9)直接焊接在电路板(1)的ASIC输出端导线(8)上;ASIC芯片(4)的输入端通过植锡球(9)直接焊接在电路板(1)的ASIC输入端导线(7)上。
10.根据权利要求1所述的环境传感器,其特征在于:所述传感器芯片(3)与ASIC芯片(4)正对设置。
CN201510430233.XA 2015-07-21 2015-07-21 一种环境传感器 Pending CN104990565A (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201510430233.XA CN104990565A (zh) 2015-07-21 2015-07-21 一种环境传感器
PCT/CN2015/096920 WO2017012250A1 (zh) 2015-07-21 2015-12-10 一种环境传感器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510430233.XA CN104990565A (zh) 2015-07-21 2015-07-21 一种环境传感器

Publications (1)

Publication Number Publication Date
CN104990565A true CN104990565A (zh) 2015-10-21

Family

ID=54302407

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510430233.XA Pending CN104990565A (zh) 2015-07-21 2015-07-21 一种环境传感器

Country Status (2)

Country Link
CN (1) CN104990565A (zh)
WO (1) WO2017012250A1 (zh)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105806542A (zh) * 2016-04-29 2016-07-27 深圳市宇朔晶合微机电技术有限公司 一种气压传感器
WO2017012250A1 (zh) * 2015-07-21 2017-01-26 歌尔声学股份有限公司 一种环境传感器
CN108768897A (zh) * 2018-06-28 2018-11-06 新华三技术有限公司 端口扩展设备和堆叠系统
CN114440954A (zh) * 2021-12-28 2022-05-06 荣成歌尔微电子有限公司 传感器封装结构、封装方法及电子设备
CN114942493A (zh) * 2022-05-05 2022-08-26 武汉光迅科技股份有限公司 一种芯片组件、光器件及组装方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN203788459U (zh) * 2014-04-03 2014-08-20 歌尔声学股份有限公司 Mems麦克风
CN104051370A (zh) * 2013-03-15 2014-09-17 邱兆海 一种带有热电偶结构的封装系统

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090282917A1 (en) * 2008-05-19 2009-11-19 Cenk Acar Integrated multi-axis micromachined inertial sensing unit and method of fabrication
DE102008028757B4 (de) * 2008-06-17 2017-03-16 Epcos Ag Verfahren zur Herstellung einer Halbleiterchipanordnung
CN203708484U (zh) * 2013-12-30 2014-07-09 瑞声声学科技(深圳)有限公司 麦克风
US20150304751A1 (en) * 2014-04-17 2015-10-22 Merry Electronics (Shenzhen) Co., Ltd. Chip-stacked microphone
CN104236628A (zh) * 2014-09-16 2014-12-24 武汉大学 一种四自由度组合传感器
CN104780490A (zh) * 2015-04-20 2015-07-15 歌尔声学股份有限公司 一种mems麦克风的封装结构及其制造方法
CN204854775U (zh) * 2015-07-21 2015-12-09 歌尔声学股份有限公司 一种环境传感器
CN104990565A (zh) * 2015-07-21 2015-10-21 歌尔声学股份有限公司 一种环境传感器

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104051370A (zh) * 2013-03-15 2014-09-17 邱兆海 一种带有热电偶结构的封装系统
CN203788459U (zh) * 2014-04-03 2014-08-20 歌尔声学股份有限公司 Mems麦克风

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017012250A1 (zh) * 2015-07-21 2017-01-26 歌尔声学股份有限公司 一种环境传感器
CN105806542A (zh) * 2016-04-29 2016-07-27 深圳市宇朔晶合微机电技术有限公司 一种气压传感器
CN108768897A (zh) * 2018-06-28 2018-11-06 新华三技术有限公司 端口扩展设备和堆叠系统
CN114440954A (zh) * 2021-12-28 2022-05-06 荣成歌尔微电子有限公司 传感器封装结构、封装方法及电子设备
CN114942493A (zh) * 2022-05-05 2022-08-26 武汉光迅科技股份有限公司 一种芯片组件、光器件及组装方法
CN114942493B (zh) * 2022-05-05 2024-01-30 武汉光迅科技股份有限公司 一种芯片组件、光器件及组装方法

Also Published As

Publication number Publication date
WO2017012250A1 (zh) 2017-01-26

Similar Documents

Publication Publication Date Title
CN104990565A (zh) 一种环境传感器
CN104891418B (zh) Mems压力传感器、mems惯性传感器集成结构
CN105067013A (zh) 一种环境传感器
CN205754850U (zh) 一种麦克风、环境传感器的集成装置
CN203910777U (zh) 表面装配封装结构及相关组件
CN207300479U (zh) 一种气压传感器的封装结构
CN103208536A (zh) 用于热释电红外传感器的半导体封装结构件及其制造方法和传感器
CN204854775U (zh) 一种环境传感器
KR20150052599A (ko) 압력센서
CN204881659U (zh) 一种环境传感器
WO2019091080A1 (zh) 一种电子设备
CN204831332U (zh) 一种环境传感器
CN205864743U (zh) 一种mems麦克风与环境传感器的集成装置
CN205140944U (zh) 一种芯片的封装结构
US9766140B2 (en) Surface mount force sensing module
KR20130101192A (ko) 다수의 단차가 있는 인쇄회로 기판 (pcb)을 갖는 반도체 패키지 및 반도체 패키지 제조 방법
CN112954559B (zh) 麦克风结构和电子设备
CN106373944B (zh) 一种风速仪和气压计的集成装置
CN106454669B (zh) 一种mems麦克风封装
CN104990566B (zh) 一种环境传感器
KR20140148273A (ko) 반도체 패키지 및 그 제조 방법
CN104730118A (zh) 传感器封装件及具有该传感器封装件的便携式终端
CN202334883U (zh) Mems麦克风
CN202425207U (zh) 三轴传感器的封装结构
CN205619946U (zh) 环境传感器芯片封装结构

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 261031 Dongfang Road, Weifang high tech Development Zone, Shandong, China, No. 268

Applicant after: Goertek Inc.

Address before: 261031 Dongfang Road, Weifang high tech Development Zone, Shandong, China, No. 268

Applicant before: Goertek Inc.

COR Change of bibliographic data
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20151021