CN104978457A - Domestic FT1500A chip based DDR3 interface board-grade power supply design method - Google Patents

Domestic FT1500A chip based DDR3 interface board-grade power supply design method Download PDF

Info

Publication number
CN104978457A
CN104978457A CN201510367956.XA CN201510367956A CN104978457A CN 104978457 A CN104978457 A CN 104978457A CN 201510367956 A CN201510367956 A CN 201510367956A CN 104978457 A CN104978457 A CN 104978457A
Authority
CN
China
Prior art keywords
power supply
domestic
interface
ddr3 interface
ddr3
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510367956.XA
Other languages
Chinese (zh)
Inventor
王振
刘泽
翟西斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Group Co Ltd
Original Assignee
Inspur Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Group Co Ltd filed Critical Inspur Group Co Ltd
Priority to CN201510367956.XA priority Critical patent/CN104978457A/en
Publication of CN104978457A publication Critical patent/CN104978457A/en
Pending legal-status Critical Current

Links

Landscapes

  • Power Sources (AREA)

Abstract

The invention particularly relates to a domestic FT1500A chip based DDR3 interface board-grade power supply design method. In the domestic FT1500A chip based DDR3 interface board-grade power supply design method, a power supply module PMU, a DDR3 interface and other domestic FT-1500A chip series processor interfaces are used; a power supply circuit is separately led out of the power supply module PMU and separately supplied to the DDR3 interface; and the power supply circuit of the DDR3 interface is independent of a power supply circuit for the other domestic FT-1500A chip series processor interfaces. According to the domestic FT1500A chip based DDR3 interface board-grade power supply design method, the parasitic inductance can be reduced by about 19.07%, and the parasitic inductance from the power supply module PMU to a power supply path of the DDR3 interface is effectively reduced, so that the power voltage drop of the DDR3 interface is improved, the voltage of the DDR3 interface is ensured to reach a rated value, and further the working performance of the DDR3 interface is ensured.

Description

A kind of DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip
Technical field
The present invention relates to motherboard power supply power-supply service technical field, particularly a kind of DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip.
Background technology
Along with the raising of domestic IC design level, emerge as Godson, soared and a collection of high-quality homemade chip such as Shen Wei.Domestic FT-1500A chip series processor is 64 universal cpus, compatible ARM V8 instruction set, adopts international advanced 28nm technique flow, has the feature such as high-performance, low-power consumption.After tested, domestic FT-1500A chip series processor is suitable with the Intel processor performance of 2010, partial properties is advantage slightly, substituting Intel middle and high end " to strong " server chips can be realized, and be widely used among the every profession and trade information systems such as government and finance, the tax.
At present, domestic FT-1500A chip series comprises 4 cores and 16 core two products.Wherein 4 core processor chips are mainly towards desktop terminal and lightweight service device application, are applicable to build the products such as terminal console, all-in-one, Portable notebook, microserver; The service-oriented device application of 16 core processor chip, supports virtualization, is applicable to build the products such as network front end access server, transaction server, mail server, database server, storage server.The support of this series processors to image, video surpasss the expectation, and numerous user claims it to be the chip of a " be suitable for, available, handy " in the industry.
What processor needed to be connected with mainboard by certain interface just can carry out work.Processor is through development so for many years, and the interface mode of employing has pinned, cassette, contact, stitch etc.And the interface of processor is all stitch interface at present, corresponds on mainboard and just have corresponding slot-type.Processor interface type is different, all changes, so can not patch mutually in jack number, volume, shape.
DDR3, namely third generation double data rate Synchronous Dynamic Random Access Memory (Double-Data-Rate Three Synchronous Dynamic Random Access Memory, is commonly referred to as DDR3 SDRAM), is a kind of computer memory specification.It belongs to the memory product of SDRAM family, provide compared to the higher runnability of DDR2 SDRAM and lower voltage, that DDR2 SDRAM(quadruple is according to rate Synchronous Dynamic Random Access Memory) succession's (being increased to octuple), be also memory product popular now.
As everyone knows, the use of DDR3 interface is extensively in consumption electronic product, server, security device etc.Present main flow ddr interface has arrived DDR3, and speed can reach 1600Mbps especially, the signal risk how changing down increases day by day, shortens the design cycle, is that Hardware Engineer has to problems faced.
When carrying out Power Management Design, for the consideration reduced costs, generally, voltage identical for numerical value can be carried out merging treatment.
And along with signal rate more and more faster, the stray inductance value the Power supply path from PMU chip to IC can cause initial voltage to fall, and receiving end IC voltage cannot reach ratings, thus affects DDR3 interface capability and duty.How reducing the stray inductance value on DDR3 supply path, is one of important measures improving DDR3 performance.
Traditional DDR3 interface board level power supply power-supply service method, as shown in Figure 1.Power for PCIE interface and ddr interface, power supply directly can be powered to DDR3 interface and PCIE interface from supply module PMU, and DDR3 interface is identical with PCIE interface supply voltage numerical value, has thus carried out merging treatment.
Accompanying drawing 3 is the stray inductance values on legacy ddr 3 interface board level power supply power-supply service method plate level path.As seen from the figure, power to DDR3 interface and PCIE interface together, DDR3 interface power supply path stray inductance value is about 215pH.
In order to solve legacy ddr 3 interface board level power supply power-supply service method, the problem that the stray inductance value on DDR3 interface supply path is high, the present invention proposes a kind of high DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip of intelligence degree.Specializing in by carrying out special despatch to DDR3 interface, reducing the stray inductance value on supply path, reaching the object improved DDR3 interface supply voltage and fall.
Summary of the invention
The present invention, in order to make up the defect of prior art, provides a kind of simple, the effectively practical DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip.
The present invention is achieved through the following technical solutions:
A kind of DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip, it is characterized in that: comprise supply module PMU, DDR3 interface and domestic other interfaces of FT-1500A chip series processor, road feed circuit are drawn separately from described supply module PMU, the described DDR3 interface of independent supply, DDR3 interface feed circuit are independent of the feed circuit of described domestic other interfaces of FT-1500A chip series processor, the initial voltage caused from the stray inductance value the Power supply path of supply module PMU to DDR3 interface is avoided to fall, ensure that DDR3 interface voltage reaches ratings.
Described domestic other interfaces of FT-1500A chip series processor refer to the interface that supply voltage numerical value is identical with DDR3 interface supply voltage numerical value, can be PCIE interface or AGP interface.
Described DDR3 interface voltage ratings is 1.5V.
The invention has the beneficial effects as follows: should based on the DDR3 interface board level power supply power-supply service method of domestic FT1500A chip, stray inductance value can be made to reduce about 19.07%, effectively reduce from the stray inductance value the Power supply path of supply module PMU to DDR3 interface, thus improve DDR3 interface power Voltage Drop, ensure that DDR3 interface voltage reaches ratings, and then ensure that the serviceability of DDR3 interface.
Accompanying drawing explanation
Accompanying drawing 1 is traditional DDR3 interface board level power supply power-supply service method schematic diagram;
Accompanying drawing 2 is for the present invention is based on the DDR3 interface board level power supply power-supply service method schematic diagram of domestic FT1500A chip;
Accompanying drawing 3 is the stray inductance value on legacy ddr 3 interface board level power supply power-supply service method plate level path;
Accompanying drawing 4 is for the present invention is based on the stray inductance value on the DDR3 interface board level power supply power-supply service method plate level path of domestic FT1500A chip.
Embodiment
Below in conjunction with accompanying drawing, the present invention is described in detail.
Should based on the DDR3 interface board level power supply power-supply service method of domestic FT1500A chip, comprise supply module PMU, DDR3 interface and domestic other interfaces of FT-1500A chip series processor, road feed circuit are drawn separately from described supply module PMU, the described DDR3 interface of independent supply, DDR3 interface feed circuit are independent of the feed circuit of described domestic other interfaces of FT-1500A chip series processor, the initial voltage caused from the stray inductance value the Power supply path of supply module PMU to DDR3 interface is avoided to fall, ensure that DDR3 interface voltage reaches ratings.
Described domestic other interfaces of FT-1500A chip series processor refer to the interface that supply voltage numerical value is identical with DDR3 interface supply voltage numerical value, can be PCIE interface or AGP interface.
Described DDR3 interface voltage ratings is 1.5V.
Power for PCIE interface and ddr interface, accompanying drawing 2 is for the present invention is based on the DDR3 interface board level power supply power-supply service method schematic diagram of domestic FT1500A chip.As shown in drawings, draw duplex feeding circuit respectively from supply module PMU, supply DDR3 interface and PCIE interface respectively.
Accompanying drawing 4 is for the present invention is based on the stray inductance value on the DDR3 interface board level power supply power-supply service method plate level path of domestic FT1500A chip.Draw separately road feed circuit from supply module PMU, separately supply DDR3 interface, DDR3 interface power supply path stray inductance value is about 174pH.
Contrast accompanying drawing 3, stray inductance value on legacy ddr 3 interface board level power supply power-supply service method plate level path is about 215pH, can find out, the scheme that this patent proposes can make stray inductance value reduce about 19.07%, effectively reduce from the stray inductance value the Power supply path of supply module PMU to DDR3 interface, thus improve DDR3 interface power Voltage Drop, ensure that DDR3 interface voltage reaches ratings, and then ensure that the serviceability of DDR3 interface.

Claims (3)

1. the DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip, it is characterized in that: comprise supply module PMU, DDR3 interface and domestic other interfaces of FT-1500A chip series processor, road feed circuit are drawn separately from described supply module PMU, the described DDR3 interface of independent supply, DDR3 interface feed circuit are independent of the feed circuit of described domestic other interfaces of FT-1500A chip series processor, the initial voltage caused from the stray inductance value the Power supply path of supply module PMU to DDR3 interface is avoided to fall, ensure that DDR3 interface voltage reaches ratings.
2. the DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip according to claim 1, it is characterized in that: described domestic other interfaces of FT-1500A chip series processor refer to the interface that supply voltage numerical value is identical with DDR3 interface supply voltage numerical value, can be PCIE interface or AGP interface.
3. the DDR3 interface board level power supply power-supply service method based on domestic FT1500A chip according to claim 1, is characterized in that: described DDR3 interface voltage ratings is 1.5V.
CN201510367956.XA 2015-06-29 2015-06-29 Domestic FT1500A chip based DDR3 interface board-grade power supply design method Pending CN104978457A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510367956.XA CN104978457A (en) 2015-06-29 2015-06-29 Domestic FT1500A chip based DDR3 interface board-grade power supply design method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510367956.XA CN104978457A (en) 2015-06-29 2015-06-29 Domestic FT1500A chip based DDR3 interface board-grade power supply design method

Publications (1)

Publication Number Publication Date
CN104978457A true CN104978457A (en) 2015-10-14

Family

ID=54274960

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510367956.XA Pending CN104978457A (en) 2015-06-29 2015-06-29 Domestic FT1500A chip based DDR3 interface board-grade power supply design method

Country Status (1)

Country Link
CN (1) CN104978457A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1016992A1 (en) * 1998-12-29 2000-07-05 STMicroelectronics S.r.l. Performance driven multi-valued variable supply voltage scheme for low-power design of VLSI circuits and system
CN100472375C (en) * 2004-06-28 2009-03-25 美国博通公司 On-board performance monitor and power control system
CN101663815A (en) * 2007-04-20 2010-03-03 艾沃特有限公司 Method and apparatus for small die low power system-on-chip design with intelligent power supply chip
CN202205050U (en) * 2011-09-16 2012-04-25 国电南京自动化股份有限公司 Core board for protecting and controlling electric system
CN103886155A (en) * 2014-03-28 2014-06-25 清华大学 Layer partition method for multi-voltage three-dimensional special network-on-chip chips

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1016992A1 (en) * 1998-12-29 2000-07-05 STMicroelectronics S.r.l. Performance driven multi-valued variable supply voltage scheme for low-power design of VLSI circuits and system
CN100472375C (en) * 2004-06-28 2009-03-25 美国博通公司 On-board performance monitor and power control system
CN101663815A (en) * 2007-04-20 2010-03-03 艾沃特有限公司 Method and apparatus for small die low power system-on-chip design with intelligent power supply chip
CN202205050U (en) * 2011-09-16 2012-04-25 国电南京自动化股份有限公司 Core board for protecting and controlling electric system
CN103886155A (en) * 2014-03-28 2014-06-25 清华大学 Layer partition method for multi-voltage three-dimensional special network-on-chip chips

Similar Documents

Publication Publication Date Title
US9348539B1 (en) Memory centric computing
US20090217070A1 (en) Dynamic Bus Parking
CN106970894A (en) A kind of FPGA isomery accelerator cards based on Arria10
CN203191885U (en) Server main board based on double-circuit loongson 3B CPU
CN203054679U (en) Printed circuit board (PCB) main board
CN102339635B (en) Slot-type solid state disk (SSD) and data transmission method
CN209281294U (en) A kind of EEB server master board based on 1621 processor of Shen prestige and Shen Wei ICH2 chipset
CN104978457A (en) Domestic FT1500A chip based DDR3 interface board-grade power supply design method
CN203490476U (en) PC104-plus controller system of Power PC
CN203759601U (en) Industrial computer mainboard
CN110990332A (en) Server mainboard based on explain majestic treaters
CN104008068B (en) Dual-core cache consistency-maintaining system circuit structure based on MSI protocol
CN103577110A (en) System on chip and read-write method thereof
CN205656615U (en) Treater based on MPC824x provides generic interface
CN205809774U (en) A kind of server and the server master board of inside thereof
CN202512473U (en) Control panel card based on double-data-rate 3 small outline dual in-line memory module (DDR3 SODIMM) design
CN202736041U (en) General core plate of front-end computer and front-end computer
CN205427694U (en) Embedded industry mainboard of no fan
CN205263573U (en) Core board
CN2906750Y (en) IC card reader/writer with USB interface
CN203102069U (en) Double-circuit main board supporting AMD bridge chips SR5650 and SP5100
CN218848687U (en) High-universality computer board card
CN102467225A (en) Memory power supply device and method of computer system
CN205942532U (en) Embedded computer module
CN207008593U (en) A kind of server isomery memory device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20151014