CN104935196A - A space vector modulation method for dual three-level inverter system zero sequence voltage elimination - Google Patents

A space vector modulation method for dual three-level inverter system zero sequence voltage elimination Download PDF

Info

Publication number
CN104935196A
CN104935196A CN201510390570.0A CN201510390570A CN104935196A CN 104935196 A CN104935196 A CN 104935196A CN 201510390570 A CN201510390570 A CN 201510390570A CN 104935196 A CN104935196 A CN 104935196A
Authority
CN
China
Prior art keywords
level
vector
dual
level inverter
inverter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510390570.0A
Other languages
Chinese (zh)
Other versions
CN104935196B (en
Inventor
耿乙文
王亮
许家斌
王凯
李小强
梁克刚
郝双程
云阳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
China University of Mining and Technology CUMT
Original Assignee
China University of Mining and Technology CUMT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by China University of Mining and Technology CUMT filed Critical China University of Mining and Technology CUMT
Priority to CN201510390570.0A priority Critical patent/CN104935196B/en
Publication of CN104935196A publication Critical patent/CN104935196A/en
Application granted granted Critical
Publication of CN104935196B publication Critical patent/CN104935196B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

A kind of space vector modulating method that dual three-level inverter system residual voltage is eliminated, belongs to inverter system space vector modulating method. The action time for adjusting zero vector in each switch periods makes the average residual voltage 0 of dual three-level inverter system, it is decoupled using unified fast algorithm and space voltage vector, reference voltage vector is decomposed into two equal in magnitude, direction 60 ° of equivalent reference voltage vector each other, and the amplitude of two equivalent reference voltage vectors is the amplitude of reference voltage vector Times, and individually generated by two diode-clamped three-level inverters, realize the elimination to the instantaneous value of dual three-level inverter system residual voltage. Method And Principle is simple, it is clear in structure, it is decoupled using unified fast algorithm and space voltage vector, two three-level inverters in dual three-level inverter system are made to work in the powering mode of single DC voltage source, effectively simplify topological structure and reduce cost, realizes the four quadrant running for opening winding asynchronous motor.

Description

The space vector modulating method that dual three-level inverter system residual voltage is eliminated
Technical field
The present invention relates to a kind of inverter system space vector modulating method, the space vector modulating method of particularly a kind of dual three-level inverter system residual voltage elimination.
Background technology
In recent years, the harmonic wave of output voltage content of multi-electrical level inverter is low, little to the switch stress of semiconductor device, obtains apply more and more widely in the powerful occasion of middle high-pressure.Compared with diode clamp type, striding capacitance type, H bridge cascaded inverter, when switching device quantity is equal, more level number can be provided to load owing to opening winding asynchronous motor both-end cascade type DC-to-AC converter, produce less output voltage, current harmonics, so make it more outstanding at the application potential of multi-electrical level inverter field and transmission field.But the residual voltage problem that this inverter topology produces when single direct voltage source is powered remains the focus of numerous scholar's research, wherein especially based on the research of two two level and dual three-level inverter.For this problem, the method much eliminated about two two level and dual three-level inverter residual voltage and modulation strategy is had to be suggested.
When driving winding asynchronous motor dual three-level inverter and being operated in single direct voltage source powering mode, internal system can form loop, now system can produce very large zero-sequence current under the effect of residual voltage, thus form the circulation of internal system, the harmonic content of electric machine phase current is increased, and the insulation of winding electric machine is opened in infringement, thus affects the normal operation of equipment, so need to suppress the residual voltage of system, guarantee that system works is in good running status.The existing removing method to dual three-level inverter system residual voltage mainly contains following three kinds: (1) adopts independently direct voltage source to power to two three-level inverters, make system zero sequence voltage not become loop in internal system, thus do not produce zero-sequence current; (2) utilizing the method for unified fast algorithm and space voltage vector 180 ° of decoupling zeros, by adjusting the action time of zero vector, making its residual voltage mean value that each inverter produces in each switch periods be zero; (3) when dual three-level inverter is operated in single direct voltage source powering mode, the method for staggered clamper is utilized to make the mean value of load three-phase phase voltage sum in each switch periods be zero.
Analysis is carried out to these above control methods known, the independent direct current voltage source that method (1) adopts powers to two three-level inverters, although now the residual voltage of system is non-vanishing, very large residual voltage is there is in system, but because the direct voltage source of two inverters is isolated, internal system does not form loop, so now the zero-sequence current of system is 0, on the operation of system without impact, but this method can increase the equipment cost of system, and be difficult to the four quadrant running realizing motor; Method (2) and method (3) are just dynamically eliminated the residual voltage of dual three-level inverter system from average, and the amplitude of the residual voltage in inverter system is still very high.
Summary of the invention
The object of the invention is the space vector modulating method that a kind of dual three-level inverter system residual voltage will be provided to eliminate, realize the elimination of the instantaneous value to dual three-level inverter system residual voltage.
The object of the present invention is achieved like this: this space vector modulating method is, be decomposed into two equal and opposite in directions, the direction equivalent reference voltage vector of 60 ° each other with reference to voltage vector, and the amplitude of these two equivalent reference voltage vectors is the amplitude of reference voltage vector doubly, individually produced by two diode-clamped three-level inverter, then unified fast algorithm is utilized two corresponding for these two equivalent reference voltage vectors level component to be converted into the imaginary switching over moment of corresponding three-phase brachium pontis separately and to obtain corresponding effective acting time, and then obtain the actual switch switching instant of the three-phase brachium pontis of two two level component under space voltage vector modulation, finally the on off state that uncorrecting obtains corresponding two equivalent reference voltage vectors is carried out to the on off state of these two two level resolutes, complete the modulation of dual three-level inverter, realize effective elimination of dual three-level inverter system residual voltage.
Specific implementation step is:
Step one: with reference to voltage vector U refbe decomposed into two equal and opposite in directions, the direction equivalent reference voltage vector U of 60 ° each other ref1and U ref2, and | U r e f 1 | = | U r e f 2 | = | U r e f | / 3 ;
Step 2: by two equivalent reference voltage vector U ref1and U ref2α axle component U ref α 1, U ref α 2with beta-axis component U ref β 1, U ref β 2utilize the three-phase component U that the matrixing of following formula obtains in three-phase static coordinate system abc refa1, U refb1, U refc1and U refa2, U refb2, U refc2:
U r e f a x U r e f b x U r e f c x = 1 0 - 1 2 3 2 1 2 - 3 2 U r e f α x U r e f β x
Wherein, x ∈ (1,2);
Step 3: determine two equivalent reference voltage vector U according to following table ref1and U ref2sector in the 3 level space vector figure of place:
Sector S Criterion
1 U refax>0&U refbx<0&U refcx<0
2 U refax>0&U refbx>0&U refcx<0
3 U refax<0&U refbx>0&U refcx<0
4 U refax<0&U refbx>0&U refcx>0
5 U refax<0&U refbx<0&U refcx>0
6 U refax>0&U refbx<0&U refcx>0
Wherein, x ∈ (1,2);
Step 4: according to these two equivalent reference voltage vector U ref1and U ref2the center vector U of sector, place base1and U base2, by these two equivalent reference voltage vector U ref1and U ref2carry out revising decomposing and obtain center vector U corresponding separately base1, U base2with two level resolute U ' ref1, U ' ref2, and the three-phase separate value of the center vector that different sector is corresponding in 3 level space vector figure is different, shown in table specific as follows:
Sector S U baseax U basebx U basecx
1 U dc/6 ﹣U dc/12 ﹣U dc/12
2 U dc/12 U dc/12 ﹣U dc/6
3 ﹣U dc/12 U dc/6 ﹣U dc/12
4 ﹣U dc/6 U dc/12 U dc/12
5 ﹣U dc/12 U dc/6 ﹣U dc/12
6 U dc/12 ﹣U dc/6 U dc/12
Wherein, x ∈ (1,2), U dcrepresent 2 times of three-level inverter DC voltage;
Step 5: utilize following formula can obtain two level resolute U ' ref1, U ' ref2the value U ' of three-phase corresponding separately in three-phase static coordinate system abc refax, U ' refbx, U ' refcx:
U' refx=U refx-U basex
U refx=[U refaxU refbxU refcx] T
U' refx=[U' refaxU' refbxU' refcx] T
U basex=[U baseaxU basebxU basecx] T
U' refax=U refax-U baseax
U' refbx=U refbx-U basebx
U' refcx=U refcx-U basecx
Wherein, x ∈ (1,2);
Step 6: utilize unified fast algorithm, by two two level resolute U ' ref1, U ' ref2the value of three-phase can obtain the imaginary switching over moment T of the three-phase brachium pontis of two corresponding separately level resolutes after following formula process as1, T bs1, T cs1and T as2, T bs2, T cs2:
T p s q = 2 &CenterDot; U r e f p q &prime; U d c &CenterDot; T s
T maxq=max(T asq,T bsq,T csq)
T minq=min(T asq,T bsq,T csq)
T effq=T maxq-T minq
Wherein, p ∈ (a, b, c), q ∈ (1,2), T maxand T minmaximum in the imaginary switching over moment representing three-phase brachium pontis respectively and minimum value, T efffor effective acting time, so-called effective acting time is that inverter is at a switch periods T sthe output level number asynchronous time period of interior three-phase brachium pontis, because only have when the three-phase brachium pontis output level number of inverter is different, inverter ability power stage;
Step 7: utilize following formula can obtain two two level resolute U ' ref1, U ' ref2the actual switch switching instant T of the three-phase brachium pontis under space voltage vector modulation ga1, T gb1, T gc1and T ga2, T gb2, T gc2:
T gxy=T axy+T offsety
T 0y=T s/2-T effy
T o f f s e t y = T 0 y 2 - T min y
Wherein, x ∈ (a, b, c), y ∈ (1,2), T offsetrepresent shift time;
Step 8: the on off state of two the two level resolutes obtained by step 7, it only has (0,1) two kinds, if drive two diode-clamped three-level inverter work to carry out uncorrecting with regard to needing to the on off state of revised two two sectors, level resolute place, namely add one group of on off state of place sector zone center vector; According to the sector partitioning method of step 2 and step 3, the on off state of the center vector that 1 ~ 6 sector is corresponding is as shown in the table:
Sector S Center vector on off state
1 100
2 110
3 010
4 011
5 001
6 101
Wherein, 0,1,2 represent the every phase n of three-level inverter, o, p output level respectively, and the on off state of the center vector that the different sectors that in utilization, tabular goes out are corresponding just can complete uncorrecting process to the on off state of all two two level resolutes;
Step 9: the on off state obtained according to step 8, the duty ratio of the switching signal of the first inverter in calculating dual three-level inverter and each road power switch pipe of the second inverter;
Step 10: the timer 1 of allocating digital signal processor, for generation of the triangle carrier signal of 5kHz high frequency;
Step 11: the switching signal duty ratio of the three-level inverter Zhong Ge road power tube switch obtained according to step 9 calculates and upgrades the value of comparand register in digital signal processor, thus 12 tunnel pulses are produced in the task manager A and task manager B of digital signal processor, recycling field programmable gate array carries out negate to the 12 tunnel pulses sent from digital signal processor, obtain two the diode-clamped three-level inverter work of 24 tunnel pulsed drive, complete the space vector modulation process to dual three-level inverter, realize the elimination to dual three-level inverter system residual voltage.
The modulation degree m of definition afor:
m a = 2 &CenterDot; U r e f U d c .
Beneficial effect, owing to have employed such scheme, without the need to making the action time by adjusting zero vector in each inverter its residual voltage mean value that each inverter produces in each switch periods be zero, without the need to dynamically suppressing the residual voltage of system in each switch periods, the method of unified fast algorithm and space voltage vector decoupling zero is utilized to be decomposed into two equal and opposite in directions with reference to voltage vector, the direction equivalent reference vector of 60 ° each other, and individually produced by two inverters, can be simple, effective realization is to the elimination of the instantaneous value of dual three-level inverter system residual voltage.
Advantage: Method And Principle is simple, clear in structure, only need utilize the principle of unified fast algorithm and space voltage vector decoupling zero and method that in dual three-level inverter system two three-level inverters just can be made to be operated in the powering mode of single direct voltage source, effective simplification topological structure and reducing costs, is easy to the four quadrant running realizing out winding asynchronous motor.
Accompanying drawing explanation
Fig. 1 is a kind of space vector modulation algorithm flow chart eliminated based on dual three-level inverter system residual voltage newly of the present invention.
Fig. 2 is the main topological diagram of dual three-level inverter being in common DC bus structure of the present invention.
Fig. 3 is dual three-level inverter of the present invention 60 ° of space voltage vector decoupling principle figure.
Fig. 4 is the se ctor partition figure of three-level inverter space voltage vector of the present invention distribution and correspondence.
Fig. 5 is U of the present invention ref1switching pulse corresponding to three-phase reference signal instantaneous value and effective switching time relation principle figure.
Fig. 6 is U of the present invention ref1the switching pulse that three-phase reference signal instantaneous value when being in 2 sector is corresponding and effective switching time graph of a relation.
Fig. 7 is U of the present invention ref2the switching pulse that three-phase reference signal instantaneous value when being in 4 sector is corresponding and effective switching time graph of a relation.
Fig. 8 is modulation degree m of the present invention aelectric machine phase current when=0.9 under different powering mode and phase voltage experimental waveform figure.
Fig. 9 is modulation degree m of the present invention aelectric machine phase current when=0.5 under different powering mode and phase voltage test waveform figure.
Figure 10 is that modulation degree of the present invention is respectively m a=0.9 and m adual three-level inverter system residual voltage test waveform figure when=0.5 under independent direct current voltage fed pattern.
Embodiment
Be described further below in conjunction with 1 pair, accompanying drawing institute of the present invention execution mode, a kind of space vector modulating method dual three-level inverter system residual voltage being carried out to effectively elimination newly described in present embodiment, for 60 ° of space vector Decoupled Model, the method is: be first decomposed into two equal and opposite in directions, the direction equivalent reference voltage vector of 60 ° each other with reference to voltage vector, and the amplitude of these two equivalent reference voltage vectors is reference voltage vector amplitude doubly, and individually produced by two diode-clamped three-level inverter, then unified fast algorithm is utilized two corresponding for these two equivalent reference voltage vectors level component to be converted into the imaginary switching over moment of corresponding three-phase brachium pontis separately and to obtain corresponding effective acting time, and then obtain the actual switch switching instant of the three-phase brachium pontis of these two two level component under space voltage vector modulation, finally the on off state that uncorrecting obtains corresponding two equivalent reference voltage vectors is carried out to the on off state of these two two level resolutes, complete the modulated process to dual three-level inverter, realize the effective elimination to dual three-level inverter system residual voltage.
The method is realized by digital signal processor and field programmable gate array, specifically comprises the following steps:
Step one: with reference to voltage vector U refbe decomposed into two equal and opposite in directions, the direction equivalent reference voltage vector U of 60 ° each other ref1and U ref2, and | U r e f 1 | = | U r e f 2 | = | U r e f | / 3 ;
Step 2: by two equivalent reference voltage vector U ref1and U ref2α axle component U ref α 1, U ref α 2with beta-axis component U ref β 1, U ref β 2utilize the three-phase component U that the matrixing of following formula obtains in three-phase static coordinate system abc refa1, U refb1, U refc1and U refa2, U refb2, U refc2:
U r e f a x U r e f b x U r e f c x = 1 0 - 1 2 3 2 1 2 - 3 2 U r e f &alpha; x U r e f &beta; x
Wherein, x ∈ (1,2);
Step 3: judge two equivalent reference voltage vector U according to following table ref1and U ref2sector in the 3 level space vector figure of place:
Sector S Criterion
1 U refax>0&U refbx<0&U refcx<0
2 U refax>0&U refbx>0&U refcx<0
3 U refax<0&U refbx>0&U refcx<0
4 U refax<0&U refbx>0&U refcx>0
5 U refax<0&U refbx<0&U refcx>0
6 U refax>0&U refbx<0&U refcx>0
Wherein, x ∈ (1,2);
Step 4: according to these two equivalent reference voltage vector U ref1and U ref2the center vector U of sector, place base1and U base2, by these two equivalent reference voltage vector U ref1and U ref2carry out revising decomposing and obtain center vector U corresponding separately base1, U base2with two level resolute U ' ref1, U ' ref2, and the three-phase separate value of the center vector that different sector is corresponding in 3 level space vector figure is different, shown in table specific as follows:
Sector S U baseax U basebx U basecx
1 U dc/6 ﹣U dc/12 ﹣U dc/12
2 U dc/12 U dc/12 ﹣U dc/6
3 ﹣U dc/12 U dc/6 ﹣U dc/12
4 ﹣U dc/6 U dc/12 U dc/12
5 ﹣U dc/12 U dc/6 ﹣U dc/12
6 U dc/12 ﹣U dc/6 U dc/12
Wherein, x ∈ (1,2), U dcrepresent 2 times of three-level inverter DC voltage;
Step 5: utilize following formula can obtain two level resolute U ' ref1, U ' ref2the value U ' of three-phase corresponding separately in three-phase static coordinate system abc refax, U ' refbx, U ' refcx:
U' refx=U refx-U basex
U refx=[U refaxU refbxU refcx] T
U' refx=[U' refaxU' refbxU' refcx] T
U basex=[U baseaxU basebxU basecx] T
U' refax=U refax-U baseax
U' refbx=U refbx-U basebx
U' refcx=U refcx-U basecx
Wherein, x ∈ (1,2);
Step 6: utilize unified fast algorithm, by two two level resolute U ' ref1, U ' ref2the value of three-phase can obtain the imaginary switching over moment T of the three-phase brachium pontis of two corresponding separately level resolutes after following formula process as1, T bs1, T cs1and T as2, T bs2, T cs2:
T p s q = 2 &CenterDot; U r e f p q &prime; U d c &CenterDot; T s
T maxq=max(T asq,T bsq,T csq)
T minq=min(T asq,T bsq,T csq)
T effq=T maxq-T minq
Wherein, p ∈ (a, b, c), q ∈ (1,2), T maxand T minmaximum in the imaginary switching over moment representing three-phase brachium pontis respectively and minimum value, T efffor effective acting time, so-called effective acting time, refer to inverter at a switch periods T sthe output level number asynchronous time period of interior three-phase brachium pontis, because only have when the three-phase brachium pontis output level number of inverter is different, inverter ability power stage;
Step 7: utilize following formula can obtain two two level resolute U ' ref1, U ' ref2the actual switch switching instant T of the three-phase brachium pontis under space voltage vector modulation ga1, T gb1, T gc1and T ga2, T gb2, T gc2:
T gxy=T axy+T offsety
T 0y=T s/2-T effy
T o f f s e t y = T 0 y 2 - T min y
Wherein, x ∈ (a, b, c), y ∈ (1,2), T offsetrepresent shift time;
Step 8: the on off state of two the two level resolutes obtained by step 7, it only has (0,1) two kinds, if drive two diode-clamped three-level inverter work to carry out uncorrecting with regard to needing to the on off state of revised two two sectors, level resolute place, namely add one group of on off state of place sector zone center vector.According to the sector partitioning method of step 2 and step 3, the on off state of the center vector that 1 ~ 6 sector is corresponding is as shown in the table:
Sector S Center vector on off state
1 100
2 110
3 010
4 011
5 001
6 101
Wherein, 0,1,2 represent the every phase n of three-level inverter, o, p output level respectively, and the on off state of the center vector that the different sectors that in utilization, tabular goes out are corresponding just can complete uncorrecting process to the on off state of all two two level resolutes;
Step 9: the on off state obtained according to step 8, the duty ratio of the switching signal of the inverter 1 in calculating dual three-level inverter and each road power switch pipe of inverter 2;
Step 10: the timer 1 of allocating digital signal processor, for generation of the triangle carrier signal of 5kHz high frequency;
Step 11: the switching signal duty ratio of the three-level inverter Zhong Ge road power tube switch obtained according to step 9 calculates and upgrades the value of comparand register in digital signal processor, thus 12 tunnel pulses are produced in the task manager A and task manager B of digital signal processor, recycling field programmable gate array carries out negate to the 12 tunnel pulses sent from digital signal processor, obtain two the diode-clamped three-level inverter work of 24 tunnel pulsed drive, complete the space vector modulation process to dual three-level inverter, realize the elimination to dual three-level inverter system residual voltage.
Wherein, for verifying the eradicating efficacy of algorithm described herein to dual three-level inverter system residual voltage, building Experimental Hardware platform especially and having studied, and adopted the control mode of constant voltage and frequency ratio (V/F) to control out the operation of winding asynchronous motor.From experimental result, when adopting 60 ° of space voltage vector decoupling zero modulation algorithms to control the operation of dual three-level inverter system, when system works is in high modulation region, the phase voltage of motor is five level, the phase voltage of system works motor when low-key system region is three level, and the output waveform of electric machine phase current under high and low modulation degree is good, the instantaneous value of the residual voltage of system is 0 substantially, therefore, this modulation strategy simply, effectively can realize the elimination to dual three-level inverter system residual voltage instantaneous value.

Claims (3)

1. the space vector modulating method of a dual three-level inverter system residual voltage elimination, it is characterized in that: this space vector modulating method is, be decomposed into two equal and opposite in directions, the direction equivalent reference voltage vector of 60 ° each other with reference to voltage vector, and the amplitude of these two equivalent reference voltage vectors is the amplitude of reference voltage vector doubly, individually produced by two diode-clamped three-level inverter, then unified fast algorithm is utilized two corresponding for these two equivalent reference voltage vectors level component to be converted into the imaginary switching over moment of corresponding three-phase brachium pontis separately and to obtain corresponding effective acting time, and then obtain the actual switch switching instant of the three-phase brachium pontis of two two level component under space voltage vector modulation, finally the on off state that uncorrecting obtains corresponding two equivalent reference voltage vectors is carried out to the on off state of these two two level resolutes, complete the modulation of dual three-level inverter, realize effective elimination of dual three-level inverter system residual voltage.
2. the space vector modulating method of a kind of dual three-level inverter system residual voltage elimination according to claim 1, is characterized in that: the concrete steps of realization are:
Step one: with reference to voltage vector U refbe decomposed into two equal and opposite in directions, the direction equivalent reference voltage vector U of 60 ° each other ref1and U ref2, and | U r e f 1 | = | U r e f 2 | = | U r e f | / 3 ;
Step 2: by two equivalent reference voltage vector U ref1and U ref2α axle component U ref α 1, U ref α 2with beta-axis component U ref β 1, U ref β 2utilize the three-phase component U that the matrixing of following formula obtains in three-phase static coordinate system abc refa1, U refb1, U refc1and U refa2, U refb2, U refc2:
U r e f a x U r e f b x U r e f c x = 1 0 - 1 2 3 2 1 2 - 3 2 U r e f &alpha; x U r e f &beta; x
Wherein, x ∈ (1,2);
Step 3: judge two equivalent reference voltage vector U according to following table ref1and U ref2sector in the 3 level space vector figure of place:
Sector S Criterion 1 U refax>0&U refbx<0&U refcx<0 2 U refax>0&U refbx>0&U refcx<0 3 U refax<0&U refbx>0&U refcx<0 4 U refax<0&U refbx>0&U refcx>0 5 U refax<0&U refbx<0&U refcx>0 6 U refax>0&U refbx<0&U refcx>0
Wherein, x ∈ (1,2);
Step 4: according to these two equivalent reference voltage vector U ref1and U ref2the center vector U of sector, place base1and U base2, by these two equivalent reference voltage vector U ref1and U ref2carry out revising decomposing and obtain center vector U corresponding separately base1, U base2with two level resolute U ' ref1, U ' ref2, and the three-phase separate value of the center vector that different sector is corresponding in 3 level space vector figure is different, shown in table specific as follows:
Sector S U baseax U basebx U basecx
1 U dc/6 ﹣U dc/12 ﹣U dc/12 2 U dc/12 U dc/12 ﹣U dc/6 3 ﹣U dc/12 U dc/6 ﹣U dc/12 4 ﹣U dc/6 U dc/12 U dc/12 5 ﹣U dc/12 U dc/6 ﹣U dc/12 6 U dc/12 ﹣U dc/6 U dc/12
Wherein, x ∈ (1,2), U dcrepresent 2 times of three-level inverter DC voltage;
Step 5: utilize following formula can obtain two level resolute U ' ref1, U ' ref2the value U ' of three-phase corresponding separately in three-phase static coordinate system abc refax, U ' refbx, U ' refcx:
U' refx=U refx-U basex
U refx=[U refaxU refbxU refcx] T
U' refx=[U' refaxU' refbxU' refcx] T
U basex=[U baseaxU basebxU basecx] T
U' refax=U refax-U baseax
U' refbx=U refbx-U basebx
U' refcx=U refcx-U basecx
Wherein, x ∈ (1,2);
Step 6: utilize unified fast algorithm, by these two two level resolute U ' ref1, U ' ref2the value of three-phase can obtain the imaginary switching over moment T of the three-phase brachium pontis of two corresponding separately level resolutes after following formula process as1, T bs1, T cs1and T as2, T bs2, T cs2:
T p s q = 2 &CenterDot; U r e f p q &prime; U d c &CenterDot; T s
T maxq=max(T asq,T bsq,T csq)
T minq=min(T asq,T bsq,T csq)
T effq=T maxq-T minq
Wherein, p ∈ (a, b, c), q ∈ (1,2), T maxand T minmaximum in the imaginary switching over moment representing three-phase brachium pontis respectively and minimum value, T efffor effective acting time, so-called effective acting time, refer to inverter at a switch periods T sthe output level number asynchronous time period of interior three-phase brachium pontis, because only have when the three-phase brachium pontis output level number of inverter is different, inverter ability power stage;
Step 7: utilize following formula can obtain two two level resolute U ' ref1, U ' ref2the actual switch switching instant T of the three-phase brachium pontis under space voltage vector modulation ga1, T gb1, T gc1and T ga2, T gb2, T gc2:
T gxy=T axy+T offsety
T 0y=T s/2-T effy
T o f f s e t y = T 0 y 2 - T min y
Wherein, x ∈ (a, b, c), y ∈ (1,2), T offsetrepresent shift time;
Step 8: the on off state of two the two level resolutes obtained by step 7, it only has (0,1) two kinds, if drive two diode-clamped three-level inverter work to carry out uncorrecting with regard to needing to the on off state of revised two two sectors, level resolute place, namely add one group of on off state of place sector zone center vector.According to the sector partitioning method of step 2 and step 3, the on off state of the center vector that 1 ~ 6 sector is corresponding is as shown in the table:
Sector S Center vector on off state 1 100 2 110 3 010 4 011 5 001 6 101
Wherein, 0,1,2 represent the every phase n of three-level inverter, o, p output level respectively, and the on off state of the center vector that the different sectors that in utilization, tabular goes out are corresponding just can complete uncorrecting process to the on off state of all two two level resolutes;
Step 9: the on off state obtained according to step 8, the duty ratio of the switching signal of the inverter 1 in calculating dual three-level inverter and each road power switch pipe of inverter 2;
Step 10: the timer 1 of allocating digital signal processor, for generation of the triangle carrier signal of 5kHz high frequency;
Step 11: the switching signal duty ratio of the three-level inverter Zhong Ge road power tube switch obtained according to step 9 calculates and upgrades the value of comparand register in digital signal processor, thus 12 tunnel pulses are produced in the task manager A and task manager B of digital signal processor, recycling field programmable gate array carries out negate to the 12 tunnel pulses sent from digital signal processor, obtain two the diode-clamped three-level inverter work of 24 tunnel pulsed drive, complete the space vector modulation process to dual three-level inverter, realize the elimination to dual three-level inverter system residual voltage.
3. the space vector modulating method of a kind of dual three-level inverter system residual voltage elimination according to claim 1, is characterized in that: the modulation degree m of definition afor:
m a = 2 &CenterDot; U r e f U d c .
CN201510390570.0A 2015-07-06 2015-07-06 The space vector modulating method that dual three-level inverter system residual voltage eliminates Expired - Fee Related CN104935196B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510390570.0A CN104935196B (en) 2015-07-06 2015-07-06 The space vector modulating method that dual three-level inverter system residual voltage eliminates

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510390570.0A CN104935196B (en) 2015-07-06 2015-07-06 The space vector modulating method that dual three-level inverter system residual voltage eliminates

Publications (2)

Publication Number Publication Date
CN104935196A true CN104935196A (en) 2015-09-23
CN104935196B CN104935196B (en) 2017-11-14

Family

ID=54122207

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510390570.0A Expired - Fee Related CN104935196B (en) 2015-07-06 2015-07-06 The space vector modulating method that dual three-level inverter system residual voltage eliminates

Country Status (1)

Country Link
CN (1) CN104935196B (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105914781A (en) * 2016-04-28 2016-08-31 北京京东方能源科技有限公司 Zero sequence current inhibiting method, apparatus, and grid-tie inverter parallel system controlling method
CN108039829A (en) * 2017-12-20 2018-05-15 中国人民解放军海军工程大学 A kind of double more level synchronization control methods for pulse power inverter
CN109831108A (en) * 2019-03-14 2019-05-31 华南理工大学 A kind of three-level current transformer SVPWM method based on resolution of vectors
CN110431742A (en) * 2017-03-29 2019-11-08 日本电产株式会社 Power inverter, motor drive unit and electric power steering apparatus
CN112653369A (en) * 2020-10-30 2021-04-13 北方工业大学 Multi-mode pulse width modulation switching method
CN112701947A (en) * 2021-01-25 2021-04-23 南昌工程学院 Cascade multilevel converter based on zero sequence voltage minimum space vector modulation control
CN115313886A (en) * 2022-10-09 2022-11-08 武汉新能源接入装备与技术研究院有限公司 Interleaving parallel five-level converter space vector modulation method and system
CN116155067A (en) * 2023-04-18 2023-05-23 湖南大学 Switching frequency optimization control model, method and device based on zero sequence circulation suppression
CN116938064A (en) * 2023-09-16 2023-10-24 中国人民解放军海军工程大学 Common direct current bus open winding PMSLM zero sequence current suppression method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103618491A (en) * 2013-11-21 2014-03-05 中国矿业大学 SVPWM strategy based on power supply topology of double three-level inverters

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103618491A (en) * 2013-11-21 2014-03-05 中国矿业大学 SVPWM strategy based on power supply topology of double three-level inverters

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
JAE HYEONG SEO 等: "A New Simplified Space–Vector PWM Method for Three-Level Inverters", 《IEEE TRANSACTIONS ON POWER ELECTRONICS》 *
吴迪: "开绕组电机双端级联式五电平逆变器调制策略研究", 《中国博士学位论文全文数据库工程科技II辑》 *

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105914781A (en) * 2016-04-28 2016-08-31 北京京东方能源科技有限公司 Zero sequence current inhibiting method, apparatus, and grid-tie inverter parallel system controlling method
CN105914781B (en) * 2016-04-28 2018-10-30 北京京东方能源科技有限公司 Zero sequence circulation inhibition method, device and gird-connected inverter control method for parallel connection system
CN110431742A (en) * 2017-03-29 2019-11-08 日本电产株式会社 Power inverter, motor drive unit and electric power steering apparatus
CN108039829A (en) * 2017-12-20 2018-05-15 中国人民解放军海军工程大学 A kind of double more level synchronization control methods for pulse power inverter
CN108039829B (en) * 2017-12-20 2020-05-19 中国人民解放军海军工程大学 Dual-multilevel synchronous control method for pulse power inverter
CN109831108A (en) * 2019-03-14 2019-05-31 华南理工大学 A kind of three-level current transformer SVPWM method based on resolution of vectors
CN112653369A (en) * 2020-10-30 2021-04-13 北方工业大学 Multi-mode pulse width modulation switching method
CN112701947A (en) * 2021-01-25 2021-04-23 南昌工程学院 Cascade multilevel converter based on zero sequence voltage minimum space vector modulation control
CN115313886A (en) * 2022-10-09 2022-11-08 武汉新能源接入装备与技术研究院有限公司 Interleaving parallel five-level converter space vector modulation method and system
CN115313886B (en) * 2022-10-09 2023-01-17 武汉新能源接入装备与技术研究院有限公司 Interleaving parallel five-level converter space vector modulation method and system
CN116155067A (en) * 2023-04-18 2023-05-23 湖南大学 Switching frequency optimization control model, method and device based on zero sequence circulation suppression
CN116938064A (en) * 2023-09-16 2023-10-24 中国人民解放军海军工程大学 Common direct current bus open winding PMSLM zero sequence current suppression method
CN116938064B (en) * 2023-09-16 2023-12-05 中国人民解放军海军工程大学 Common direct current bus open winding PMSLM zero sequence current suppression method

Also Published As

Publication number Publication date
CN104935196B (en) 2017-11-14

Similar Documents

Publication Publication Date Title
CN104935196A (en) A space vector modulation method for dual three-level inverter system zero sequence voltage elimination
US20120218795A1 (en) Pulse width modulated control for hybrid inverters
Li et al. Multilevel space vector PWM technique based on phase-shift harmonic suppression
Mali et al. Performance comparison of two level inverter with classical multilevel inverter topologies
CN105680713A (en) A zero sequence circulating current suppression system and method for SHEPWM-based multiple T-type three-level inverters
Sanjeevikumar et al. Three-phase multilevel inverter configuration for open-winding high power application
Agrawal et al. Simplified multi-carrier pulse width modulation schemes for multilevel converters
Nalcaci et al. Selective Harmonic Elimination for Variable Frequency Traction Motor Drives Using Harris Hawks Optimization
CN108683351A (en) Hybrid modulation method, controller and the system of a kind of sources Z three-level inverter
CN110098757B (en) Mixed carrier phase-shift modulation method of mixed cascade H-bridge multi-level inverter
Jing et al. A flexible hybrid selective harmonic elimination transition algorithm to provide variable frequency of output voltage in 3L-NPC inverter
Beigi et al. A new multilevel inverter topology with reduced number of power switches
Kedareswari Reduction of THD in diode clamped multilevel inverter employing SPWM technique
Zolfagharian et al. A New Modulation Technique for Improving the Performance of Two-Phase Cascaded H-bridge Multilevel Inverter
Nguyen et al. The carrier-based PWM method to reduce common-mode voltage for three-level T-type neutral point clamp inverter
CN205430084U (en) Many three inverter&#39;s on T type of SHEPWM modulation zero sequence circulation restraint system
Prathiba et al. Multi carrier PWM based multi level inverter for high power applications
Kumar et al. An approach of hybrid modulation in fusion seven-level cascaded multilevel inverter accomplishment to IM drive system
Papriwal et al. Mitigation of harmonics in inverter
CN105140906A (en) Modular multilever converter (MMC) module topological structure applicable for flexible direct current transmission
Jiao et al. Analysis of load balancing limits for cascaded rectifiers
Lago et al. Multilevel synchronous optimal pulsewidth modulation generalized formulation
Renge et al. Multilevel inverter to eliminate common mode voltage in induction motor drives
Rao et al. Crucial Voltage Identification of a Seven Level Multilevel Inverters using AMM for Microgrid Applications
Salem et al. A novel space-vector PWM computations for a dual three-level T-type converter applied to an open end-winding induction machine

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20171114

Termination date: 20190706

CF01 Termination of patent right due to non-payment of annual fee