CN104898775A - Calculation apparatus, storage device, network switching device and computer system architecture - Google Patents

Calculation apparatus, storage device, network switching device and computer system architecture Download PDF

Info

Publication number
CN104898775A
CN104898775A CN201510260472.5A CN201510260472A CN104898775A CN 104898775 A CN104898775 A CN 104898775A CN 201510260472 A CN201510260472 A CN 201510260472A CN 104898775 A CN104898775 A CN 104898775A
Authority
CN
China
Prior art keywords
described
exchange chip
pcie
plx
2nd
Prior art date
Application number
CN201510260472.5A
Other languages
Chinese (zh)
Inventor
王磊
Original Assignee
浪潮电子信息产业股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 浪潮电子信息产业股份有限公司 filed Critical 浪潮电子信息产业股份有限公司
Priority to CN201510260472.5A priority Critical patent/CN104898775A/en
Publication of CN104898775A publication Critical patent/CN104898775A/en

Links

Abstract

The present invention provides a calculation apparatus, a storage device, a network switching equipment and a computer system architecture. The calculation apparatus comprises: a processor and a first PCIe signal booster. The first PCIe signal booster is connected to an external network switching device through a second PCIe bus, and the PCIe signal booster is connected to an external storage device through a third PCIe bus. The processor is configured to transmit storage data and network data via a first PCIe bus and the first PCIe signal booster. The first PCIe signal booster is configured to enhance the PCIe signals of the received storage data and the network data, transmit the enhanced network data via the second PCIe bus and the external network switching device, and transmit the enhanced storage data via the third PCIe bus and the external storage device. The solution according to the present invention can simplify the architecture of the system.

Description

Calculation element, memory storage, the network switching equipment and computer body system structure

Technical field

The present invention relates to communication technical field, particularly a kind of calculation element, memory storage, the network switching equipment and computer body system structure.

Background technology

In computer body system structure, computing node needs to store data alternately with memory device, and needs and network switching equipment Internet data.See Fig. 1, in order to make computing node can store data alternately with traditional memory device, needing in computing node, increase optical fiber memory controller, and by iSCSI or FC bus, optical fiber memory controller being connected to traditional memory device.With traditional network switching equipment Internet data, can need to increase network controller in computing node, and by Ethernet bus, network controller be connected to legacy network switching equipment to make computing node.

Visible, in active computer architectural framework, for different application as above-mentioned storage application and network data application, all adopt different buses to transmit data.Such as above-mentionedly transmit data for storage data acquisition iSCSI or FC bus, adopt Ethernet bus to transmit data for network data application.Multiple like this bus the architectural framework deposited, different bus needs corresponding independently controller such as above-mentioned separate optical fiber memory controller and network controller separately, thus adds the complicacy of system.

Summary of the invention

The invention provides a kind of calculation element, memory storage, the network switching equipment and computer body system structure, the complicacy of system can be reduced.

A kind of calculation element, comprising: processor and a PCIe Signal Booster, wherein,

Described processor connects a described PCIe Signal Booster by a PCIe bus, a described PCIe Signal Booster is connected to the outside network switching equipment by the 2nd PCIe bus, further, described PCIe Signal Booster is connected to outside memory storage by the 3rd PCIe bus;

Described processor, stores data and network data for being transmitted by a PCIe bus and a described PCIe Signal Booster;

A described PCIe Signal Booster, process is strengthened for carrying out PCIe signal to the described storage data received and described network data, and to be transmitted by the network switching equipment of the 2nd PCIe bus and described outside and strengthen the described network data after processing, and the memory storage passing through the 3rd PCIe bus and described outside transmits and strengthens the described storage data after processing.

A kind of memory storage, comprising: storage unit and the 2nd PCIe Signal Booster, wherein,

Described storage unit connects described 2nd PCIe Signal Booster by the 4th PCIe bus, described 2nd PCIe Signal Booster is connected to the outside network switching equipment by the 5th PCIe bus, further, described 2nd PCIe Signal Booster is connected to outside calculation element by the 3rd PCIe bus;

Described storage unit, stores data for being transmitted by the 4th PCIe bus and described 2nd PCIe Signal Booster;

Described 2nd PCIe Signal Booster, strengthens process for carrying out PCIe signal to the described storage data received, and is transmitted by the calculation element of described 3rd PCIe bus and described outside and strengthen the described storage data after processing.

Described 2nd PCIe Signal Booster, the network switching equipment further by described 5th PCIe bus and described outside transmits and strengthens the storage data after processing.

A kind of network switching equipment, comprising: treating apparatus and PLX exchange chip, wherein,

Described treating apparatus connects described PLX exchange chip by the 6th PCIe bus, and described PLX exchange chip is connected to outside calculation element by the 2nd PCIe bus;

Described treating apparatus, for passing through the 6th PCIe bus and described PLX exchange chip transmitting network data;

Described PLX exchange chip, by the calculation element transmitting network data of the 2nd PCIe bus and described outside.

Described PLX exchange chip is connected with the memory storage of described outside further by the 5th PCIe bus, is transmitted storing data by the memory storage of the 5th PCIe bus and described outside.

The number of described PLX exchange chip is three, comprises a PLX exchange chip, the 2nd PLX exchange chip, the 3rd PLX exchange chip.

A described PLX exchange chip, described 2nd PLX exchange chip, the 3rd PLX exchange chip are connected between two with described treating apparatus;

Described 2nd PLX exchange chip is also connected with the calculation element of described outside by the 2nd PCIe bus; Described 3rd PLX exchange chip is also connected with the memory storage of described outside by the 5th PCIe bus;

Described 2nd PLX exchange chip is by the calculation element transmitting network data of described 2nd PCIe bus and described outside;

Described 3rd PLX exchange chip is transmitted by the memory storage of described 5th PCIe bus and described outside and stores data.

A described PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip externally provide 32 FPDP altogether;

And/or,

The data bandwidth of each port of a described PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip is 32Gb/s.

Described treating apparatus is connected by I2C bus, jtag bus and PCIe bus respectively with each in a described PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip;

Wherein, described I2C bus is for transmitting status information and the management information of each the PLX chip in a PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip; Jtag bus be used for and each PLX exchange chip between debugging.

A kind of computer body system structure, comprising: more than one calculation element provided by the invention, more than one memory storage provided by the invention, and the network switching equipment provided by the invention.

Embodiments provide a kind of calculation element, memory storage, the network switching equipment and computer body system structure, in calculation element inner only employing PCIe bus, for different application, this calculation element all only needs to transmit data by PCIe bus, the data storing application and network data application are transmitted as by PCIe bus, therefore calculation element is inner without the need to configuring different buses according to different application, therefore, reduces the complicacy of system.Meanwhile, inner at calculation element, also without the need to arranging corresponding respective independently controller according to different bus, such as without the need to comprising optical fiber memory controller of the prior art and network controller.Therefore, the complicacy of system is also reduced.

Accompanying drawing explanation

Fig. 1 is the schematic diagram of prior art Computer architectural framework.

Fig. 2 is the structural representation of calculation element in one embodiment of the invention.

Fig. 3 is the structural representation of memory storage in one embodiment of the invention.

Fig. 4 is the structural representation of the network switching equipment in one embodiment of the invention.

Fig. 5 is the structural representation of the network switching equipment in another embodiment of the present invention.

Fig. 6 is the structural representation of the network switching equipment in another embodiment of the present invention.

Fig. 7 is the schematic diagram of one embodiment of the invention Computer architectural framework.

Embodiment

Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is clearly and completely described.Obviously, described embodiment is only the present invention's part embodiment, instead of whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtained under creative work prerequisite, belong to the scope of protection of the invention.

One embodiment of the invention proposes a kind of calculation element, and see Fig. 2, this calculation element comprises: processor 201 and a PCIe Signal Booster 202, wherein,

Described processor 201 connects a described PCIe Signal Booster 202 by a PCIe bus, a described PCIe Signal Booster 202 is connected to the outside network switching equipment by the 2nd PCIe bus, further, described PCIe Signal Booster 202 is connected to outside memory storage by the 3rd PCIe bus;

Described processor 201, stores data and network data for being transmitted by a PCIe bus and a described PCIe Signal Booster 202;

A described PCIe Signal Booster 202, process is strengthened for carrying out PCIe signal to the described storage data received and described network data, and to be transmitted by the network switching equipment of the 2nd PCIe bus and described outside and strengthen the described network data after processing, and the memory storage passing through the 3rd PCIe bus and described outside transmits and strengthens the described storage data after processing.

Visible, in the above embodiment of the present invention, in calculation element inner only employing PCIe bus, for different application, this calculation element all only needs to transmit data by PCIe bus, transmits the data storing application and network data application as by PCIe bus, and therefore calculation element is inner without the need to configuring different buses according to different application, therefore, the complicacy of system is reduced.Meanwhile, inner at calculation element, also without the need to arranging corresponding respective independently controller according to different bus, such as without the need to comprising optical fiber memory controller of the prior art and network controller.Therefore, the complicacy of system is also reduced.

Further, in an embodiment of the present invention, calculation element inside can be provided with PCIe Signal Booster, thus further ensures the high-quality transmission of PCIe signal.

Also proposed a kind of memory storage in one embodiment of the invention, see Fig. 3, comprising: storage unit 301 and the 2nd PCIe Signal Booster 303, wherein,

Described storage unit 301 connects described 2nd PCIe Signal Booster 302 by the 4th PCIe bus, described 2nd PCIe Signal Booster 302 is connected to the outside network switching equipment by the 5th PCIe bus, and, described 2nd PCIe Signal Booster 302 is connected to outside calculation element, than the calculation element in above-described embodiment as shown in Figure 2 by the 3rd PCIe bus;

Described storage unit 301, stores data for being transmitted by the 4th PCIe bus and described 2nd PCIe Signal Booster 302;

Described 2nd PCIe Signal Booster 302, strengthen process for carrying out PCIe signal to the described storage data received, and transmitted by the calculation element (comparing the calculation element in above-described embodiment as shown in Figure 2) of described 3rd PCIe bus and described outside and strengthen the described storage data after processing.

In one embodiment of the invention, described 2nd PCIe Signal Booster 302, the network switching equipment further by described 5th PCIe bus and described outside transmits and strengthens the storage data after processing.

Visible, in an embodiment of the present invention, memory storage inside is provided with PCIe bus, and by PCIe bus and PCIe Signal Booster, memory storage can store data efficiently with calculation element and the network switching equipment and transmit.

One embodiment of the invention proposes a kind of network switching equipment, see Fig. 4, comprising: treating apparatus 401 and PLX exchange chip 402, wherein,

Described treating apparatus 401 connects described PLX exchange chip 402 by the 6th PCIe bus, and described PLX exchange chip 402 is connected to outside calculation element by the 2nd PCIe bus;

Described treating apparatus 401, for passing through the 6th PCIe bus and described PLX exchange chip 402 transmitting network data;

Described PLX exchange chip 402, by the calculation element transmitting network data of the 2nd PCIe bus and described outside.

In an embodiment of the invention, described PLX exchange chip 402 is connected with the memory storage of described outside further by the 5th PCIe bus, is transmitted storing data by the memory storage of the 5th PCIe bus and described outside.

See Fig. 5, in an embodiment of the invention, the number of described PLX exchange chip is three, comprises PLX exchange chip 4021, PLX exchange chip 4022, PLX exchange chip 4023.Inner exchanging bandwidth can reach 128Gb/s.

Be connected between two with described treating apparatus 401 4 see Fig. 5, PLX exchange chip 4021, PLX exchange chip 4022, PLX exchange chip 4023;

PLX exchange chip 4022 is also connected with the calculation element of described outside by the 2nd PCIe bus; Described PLX exchange chip 4023 is also connected with the memory storage of described outside by the 5th PCIe bus;

Described PLX exchange chip 4022 is by the calculation element transmitting network data of described 2nd PCIe bus and described outside;

Described PLX exchange chip 4023 is transmitted by the memory storage of described 5th PCIe bus and described outside and stores data.

See Fig. 6, in an embodiment of the invention, PLX exchange chip 4021, PLX exchange chip 4022, PLX exchange chip 4023 can externally provide 32 FPDP altogether, and, for PLX exchange chip 4021, PLX exchange chip 4022, PLX exchange chip 4023, the data bandwidth of its each port is 32Gb/s.Like this, the outside switching bandwidth of the network switching equipment can reach 1024Gb/s.

See Fig. 6, in an embodiment of the invention, treating apparatus 401 is connected by I2C bus, jtag bus and PCIe bus respectively with each in described PLX exchange chip 4021, PLX exchange chip 4022, PLX exchange chip 4023;

Wherein, described I2C bus is for transmitting status information and the management information of each the PLX exchange chip in PLX exchange chip 4021, PLX exchange chip 4022, PLX exchange chip 4023; Jtag bus be used for and each PLX exchange chip between debugging.

One embodiment of the invention also proposed a kind of computer body system structure, see Fig. 7, comprise: any one calculation element that the embodiment of the present invention proposes, any one memory storage that the embodiment of the present invention proposes, and any one network switching equipment that the embodiment of the present invention proposes.

In one embodiment of the invention, calculation element is responsible for calculating and the process of application data in whole system, and the processor in calculation element such as can select the X 86 processor of main flow Intel Company on market.The storage of application data in whole system is responsible for by memory storage.The network switching equipment is responsible for reception, the exchange of PCIe data in whole system and is forwarded.

In various embodiments of the present invention, PCIe bus can adopt the transmission bandwidth of PCIe 3.0x1, its bandwidth can reach 8Gb/s, PCIe bus can need to carry out band width configuration flexibly according to the application of reality simultaneously, and bandwidth can be configured to x1 as required, x4, x8 and x16, corresponding bandwidth can arrive 8Gb/s, 32Gb/s, 64Gb/s and 128Gb/s respectively.

Visible, each embodiment of the present invention at least has following beneficial effect:

1, in calculation element inner only employing PCIe bus, for different application, this calculation element all only needs to transmit data by PCIe bus, the data storing application and network data application are transmitted as by PCIe bus, therefore calculation element is inner without the need to configuring different buses according to different application, therefore, the complicacy of system is reduced.Meanwhile, inner at calculation element, also without the need to arranging corresponding respective independently controller according to different bus, such as without the need to comprising optical fiber memory controller of the prior art and network controller.Therefore, the complicacy of system is also reduced.

2, calculation element inside can be provided with PCIe Signal Booster, thus further ensures the high-quality transmission of PCIe signal.

3, memory storage inside is provided with PCIe bus, and by PCIe bus and PCIe Signal Booster, memory storage can store data efficiently with calculation element and the network switching equipment and transmit.4, in the Computer Architecture of the embodiment of the present invention, information transmission between each functional device and equipment whole Based PC Ie bus, and PCIe bus is directly integrated in the middle of processor, the direct communication achieved between each functional device and equipment is equivalent to by the totally interconnected framework of Based PC Ie, like this can the efficiency of data transmission between each application module in reinforcement system structure further.

5,3 PLX exchange chips can be adopted in the network switching equipment to combine to form, inner exchanging bandwidth can reach 128Gb/s, considerably increases transmission bandwidth.

6, because PCIe bus bandwidth can be configured to x1 as required, x4, x8 and x16, therefore, in the embodiment of the present invention, corresponding bandwidth can arrive 8Gb/s respectively, 32Gb/s, 64Gb/s and 128Gb/s, carries out the interconnected delay that further can reduce data transmission entirely by PCIe, is more suitable for the transmission of high speed, Large Volume Data.

7, the embodiment of the present invention proposes the network switching equipment of novel Based PC Ie, with the storage in an original framework of equipment replacement and the network equipment, can realize exchange and the storage of data, simplifies again client towards the management of new architecture and investment.

It should be noted that, in this article, the relational terms of such as first and second and so on is only used for an entity or operation to separate with another entity or operational zone, and not necessarily requires or imply the relation that there is any this reality between these entities or operation or sequentially.And, term " comprises ", " comprising " or its any other variant are intended to contain comprising of nonexcludability, thus make to comprise the process of a series of key element, method, article or equipment and not only comprise those key elements, but also comprise other key elements clearly do not listed, or also comprise by the intrinsic key element of this process, method, article or equipment.When not more restrictions, the key element " being comprised " limited by statement, and be not precluded within process, method, article or the equipment comprising described key element and also there is other same factor.

The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, within the spirit and principles in the present invention all, any amendment made, equivalent replacement, improvement etc., all should be included within the scope of protection of the invention.

Claims (10)

1. a calculation element, is characterized in that, comprising: processor and a PCIe Signal Booster, wherein,
Described processor connects a described PCIe Signal Booster by a PCIe bus, a described PCIe Signal Booster is connected to the outside network switching equipment by the 2nd PCIe bus, further, described PCIe Signal Booster is connected to outside memory storage by the 3rd PCIe bus;
Described processor, stores data and network data for being transmitted by a PCIe bus and a described PCIe Signal Booster;
A described PCIe Signal Booster, process is strengthened for carrying out PCIe signal to the described storage data received and described network data, and to be transmitted by the network switching equipment of the 2nd PCIe bus and described outside and strengthen the described network data after processing, and the memory storage passing through the 3rd PCIe bus and described outside transmits and strengthens the described storage data after processing.
2. a memory storage, is characterized in that, comprising: storage unit and the 2nd PCIe Signal Booster, wherein,
Described storage unit connects described 2nd PCIe Signal Booster by the 4th PCIe bus, described 2nd PCIe Signal Booster is connected to the outside network switching equipment by the 5th PCIe bus, further, described 2nd PCIe Signal Booster is connected to outside calculation element by the 3rd PCIe bus;
Described storage unit, stores data for being transmitted by the 4th PCIe bus and described 2nd PCIe Signal Booster;
Described 2nd PCIe Signal Booster, strengthens process for carrying out PCIe signal to the described storage data received, and is transmitted by the calculation element of described 3rd PCIe bus and described outside and strengthen the described storage data after processing.
3. memory storage according to claim 2, is characterized in that, described 2nd PCIe Signal Booster, and the network switching equipment further by described 5th PCIe bus and described outside transmits and strengthens the storage data after processing.
4. a network switching equipment, is characterized in that, comprising: treating apparatus and PLX exchange chip, wherein,
Described treating apparatus connects described PLX exchange chip by the 6th PCIe bus, and described PLX exchange chip is connected to outside calculation element by the 2nd PCIe bus;
Described treating apparatus, for passing through the 6th PCIe bus and described PLX exchange chip transmitting network data;
Described PLX exchange chip, by the calculation element transmitting network data of the 2nd PCIe bus and described outside.
5. the network switching equipment according to claim 4, is characterized in that, described PLX exchange chip is connected with the memory storage of described outside further by the 5th PCIe bus, is transmitted storing data by the memory storage of the 5th PCIe bus and described outside.
6. the network switching equipment according to claim 5, is characterized in that, the number of described PLX exchange chip is three, comprises a PLX exchange chip, the 2nd PLX exchange chip, the 3rd PLX exchange chip.
7. equipment according to claim 6, is characterized in that, a described PLX exchange chip, described 2nd PLX exchange chip, the 3rd PLX exchange chip are connected between two with described treating apparatus;
Described 2nd PLX exchange chip is also connected with the calculation element of described outside by the 2nd PCIe bus; Described 3rd PLX exchange chip is also connected with the memory storage of described outside by the 5th PCIe bus;
Described 2nd PLX exchange chip is by the calculation element transmitting network data of described 2nd PCIe bus and described outside;
Described 3rd PLX exchange chip is transmitted by the memory storage of described 5th PCIe bus and described outside and stores data.
8. the network switching equipment according to claim 6, is characterized in that,
A described PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip externally provide 32 FPDP altogether;
And/or,
The data bandwidth of each port of a described PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip is 32Gb/s.
9. the network switching equipment according to claim 6, is characterized in that,
Described treating apparatus is connected by I2C bus, jtag bus and PCIe bus respectively with each in a described PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip;
Wherein, described I2C bus is for transmitting status information and the management information of each the PLX chip in a PLX exchange chip, the 2nd PLX exchange chip and the 3rd PLX exchange chip; Jtag bus be used for and each PLX exchange chip between debugging.
10. a computer body system structure, comprising: more than one calculation element as claimed in claim 1, more than one memory storage as claimed in claim 2 or claim 3, and as the network switching equipment as described in arbitrary in claim 4 to 9.
CN201510260472.5A 2015-05-20 2015-05-20 Calculation apparatus, storage device, network switching device and computer system architecture CN104898775A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510260472.5A CN104898775A (en) 2015-05-20 2015-05-20 Calculation apparatus, storage device, network switching device and computer system architecture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510260472.5A CN104898775A (en) 2015-05-20 2015-05-20 Calculation apparatus, storage device, network switching device and computer system architecture

Publications (1)

Publication Number Publication Date
CN104898775A true CN104898775A (en) 2015-09-09

Family

ID=54031481

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510260472.5A CN104898775A (en) 2015-05-20 2015-05-20 Calculation apparatus, storage device, network switching device and computer system architecture

Country Status (1)

Country Link
CN (1) CN104898775A (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101281453A (en) * 2008-05-13 2008-10-08 华为技术有限公司 Memory apparatus cascading method, memory system as well as memory apparatus
CN202617157U (en) * 2011-11-30 2012-12-19 中国航空工业集团公司第六三一研究所 PCI express (PCIE) switched circuit
US20140372777A1 (en) * 2013-06-17 2014-12-18 Apple Inc. Adaptive latency tolerance for power management of memory bus interfaces
US20150006780A1 (en) * 2013-06-28 2015-01-01 Futurewei Technologies, Inc. System and Method for Extended Peripheral Component Interconnect Express Fabrics
CN104408014A (en) * 2014-12-23 2015-03-11 浪潮电子信息产业股份有限公司 System and method for interconnecting processing units of calculation systems
CN104598403A (en) * 2015-01-14 2015-05-06 浪潮电子信息产业股份有限公司 Cluster storage system based on PCIE (peripheral component interface express) switch

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101281453A (en) * 2008-05-13 2008-10-08 华为技术有限公司 Memory apparatus cascading method, memory system as well as memory apparatus
CN202617157U (en) * 2011-11-30 2012-12-19 中国航空工业集团公司第六三一研究所 PCI express (PCIE) switched circuit
US20140372777A1 (en) * 2013-06-17 2014-12-18 Apple Inc. Adaptive latency tolerance for power management of memory bus interfaces
US20150006780A1 (en) * 2013-06-28 2015-01-01 Futurewei Technologies, Inc. System and Method for Extended Peripheral Component Interconnect Express Fabrics
CN104408014A (en) * 2014-12-23 2015-03-11 浪潮电子信息产业股份有限公司 System and method for interconnecting processing units of calculation systems
CN104598403A (en) * 2015-01-14 2015-05-06 浪潮电子信息产业股份有限公司 Cluster storage system based on PCIE (peripheral component interface express) switch

Similar Documents

Publication Publication Date Title
US9760527B2 (en) Disaggregated server architecture for data centers
KR101861312B1 (en) Control messaging in multislot link layer flit
US9195610B2 (en) Transaction info bypass for nodes coupled to an interconnect fabric
US20170212858A1 (en) System for switching between a single node pcie mode and a multi-node pcie mode
EP2688243B1 (en) 50 Gb/s ethernet using serializer/deserializer lanes
US9043526B2 (en) Versatile lane configuration using a PCIe PIe-8 interface
US7296174B2 (en) Apparatus and method to interface two different clock domains
US10235318B2 (en) PCIe lane aggregation over a high speed link
US9294403B2 (en) Mechanism to control resource utilization with adaptive routing
CN103890745B (en) Integrating intellectual property (Ip) blocks into a processor
US9319232B2 (en) Integrated NoC for performing data communication and NoC functions
CN102073481B (en) Multi-kernel DSP reconfigurable special integrated circuit system
CN105335327B (en) Restructural based on Soc/dual redundant VPX3U signal transacting support plates
CN101901200B (en) Method for realizing double advanced high-performance bus (AHB) Master interface-based on-chip direct memory access (DMA) controller
CN104021107A (en) Design method for system supporting non-volatile memory express peripheral component interface express solid state disc (NVMe PCIE SSD)
US7551645B2 (en) Apparatus and method to receive and align incoming data including SPI data in a buffer to expand data width by utilizing a single read port and single write port memory device
CN102929363B (en) A kind of method for designing of high-density blade server
CN102244662B (en) Data distribution platform of blade server
EP2680155A1 (en) Hybrid computing system
CN101571842B (en) PCI integrated circuit board device used for ARINC429 communication
WO2012130134A1 (en) Computer system
CN105279133B (en) VPX Parallel DSP Signal transacting board analysis based on SoC on-line reorganizations
CN103150279B (en) Method allowing host and baseboard management controller to share device
CN103049414A (en) Method for converting and transmitting data between FC (fiber channel) bus and CAN (controller area network) bus
CN202309754U (en) High-speed signal data processing system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20150909